

## Today's Big Idea

- Reactive: past actions cause system to adapt use
- do what you did before better
-ex: caches
- TCP windows
- URL completion,
- Proactive: uses past actions to predict
future actions
- optimize speculativefy, anticipate what you are about to do
- branch prediction
- long cache blocks
- ???

Review: Case for Branch Prediction when

Review: 7 Branch Prediction Schemes
Issue $\mathcal{N}$ instructions per clock cycle

1. Brancfies will arrive up to $n$ times faster in an $n$-issue processor
2. Amdafil's Law $\Rightarrow$ relative impact of the control stalls will be larger with the lower potential CPI in an $n$-issue processor
3. 1- Git Branch- Prediction $\mathcal{B u f f e r}$
4. 2- - it Branch- Prediction Buffer
5. Correlating Branch Prediction Buffer
6. Tournament Brancfi Predictor
7. Branch Target Buffer
8. Integrated Instruction Fetch Units
9. Return Address Predictors
conversely, need branch prediction to 'see' potential parallelism

Review: Dynamic Brancf Prediction

- Performance $=$ f(accuracy, cost of misprediction)
- Branch History Table: Lower bits of PC address index table of $1-6$ it values
- Says whether or not branch taken last time
- No address check (saves $\mathscr{H}$ W, Gut may not be right branch)
- Problem: in a loop, 1-6it $\mathcal{B H} \mathcal{T}$ will cause

2 mispredictions (avg is 9 iterations before exit):

- End of loop case, whien it exits instead of looping as before
- First time through loop on next time through code, whien it
predicts exit inste ad of looping
- Only $80 \%$ accuracy even if loop $90 \%$ of the time



## Consider 3 Scenarios

- Branch for loop test
- Check for error or exception
- Alternating taken/not-taken
- example?
- Your worst-case prediction scenario



## $\mathcal{B H} \mathcal{T}$ Accuracy

- Mispredict because either:
- Wrong guess for that branch
- Got branch fistory of wrong branch when index the table
- 4096 entry table programs vary from $1 \%$ misprediction (nasa7, tomcatv) to $18 \%$ (eqntott), with spice at $9 \%$ and gcc at $12 \%$
- For SPEC92,

4096 about as good as infinite table


## Correlating Branches

Idea: taken/not taken of recently executed branches is related to behavior of next branch (as well as the fistory of that branch Gefiavior)

- Then behavior of recent

Granches selects
branches select
between, say, 4
predictions of next
branch, updating just
that prediction

- $(2,2)$ predictor: 2-6it global, 2-bit local

Branch address (4 bits) 2-bits per branch 2-bits per branch
local predictors

2-bit recent global
branch history (01 = not taken then taken)

## Re-evaluating Correlation

- Several of the STPEC bencfimarks fiave less than a dozen branches responsible for $90 \%$ of taken branches:

| program | 6ranch $\%$ | static | $\#=90 \%$ |
| :--- | ---: | ---: | ---: |
| compress | $14 \%$ | 236 | 13 |
| eqntott | $25 \%$ | 494 | 5 |
| gcc | $15 \%$ | 9531 | 2020 |
| mpeg | $10 \%$ | 5598 | 532 |
| realgcc | $13 \%$ | 17361 | 3214 |

- Real programs + OS more like gcc
- Small benefits beyond benchmarks for correlation? problems with branch aliases?


## Tournament Predictors

- Motivation for correlating branch predictors is 2. 6 it predictor failed on important branches; by adding global information, performance improved
- Tournament predictors: use 2 predictors, 1 based on global information and 1 based on local information, and combine with a selector
- Hopes to select right predictor for right branch (or right context of branch)

Dynamically finding structure in Spaghe tti

\% of predictions from local predictor in Tournament Prediction Scfeme


Tournament Predictor in Alpfa 21264

- $4 \mathcal{K}$ 2-6it counters to choose from among a global predictor and a local predictor
- Global predictor also has 4 Kentries and is indexed by the fistory of the last 12 Granches; each entry in the global predictor is a standard 2-bit predictor
- 12.6it pattern: ith bit $0 \Rightarrow$ ith prior branch not taken; ith 6 bit 0 => ith prior branch
ith bit $1 \Rightarrow>$ ith prior Granch taken;
- Local predictor consists of a 2 - Level predictor: Top level a local history table consisting of 1024 10-bit entries; each 10-6it entry corresponds to the most recent 10 branch outcomes for the entry. 10. 6it history allows patterns 10 branches to be discovered and predicted.
- Next level Selected entry from the local history table is used to index a table of $1 \mathcal{K}$ entries consisting a 3-6it saturating counters, which provide the local prediction
- Total size: $4 \mathcal{K}^{*} 2+4 \mathcal{K}^{*} 2+1 \mathcal{K}^{*} 10+1 \mathcal{K}^{*} 3=29$ K 6 its! (~180,000 transistors)

Accuracy v. Size (SPEC89)


- Branch Target $\mathcal{B u f f e r}(\mathcal{B T \mathcal { B }})$ : Address of branch index to get prediction $\mathfrak{A} \mathcal{N} \mathcal{D}$ branch address (if taken)
- Note: must check for branch match now, since can't use wrong branch address (Figure 3.19, 3.20)



## Predicated Execution

- Avoid branch prediction by turning branches into conditionally executed instructions:
if $(x)$ then $\mathcal{A}=\mathcal{B}$ op $\mathcal{C}$ else $\mathcal{N}(O P$
- If false, then neither store result nor cause exception
- Expanded ISA of Alpha, MIPS, PowerPC, SPARC have conditional move; PA.RISC can annul any following instr.
-IA-64: 64 1-6it condition fields selected so conditional execution of any instruction
- This transformation is called "if-conversion"
- Drawbacks to conditional instructions
- Still takes a clockeven if "annulled"
- Stall if condition evaluated late
- Complex conditions reduce effectiveness; condition becomes known late in pipeline


## Special Case Return $\mathcal{A d d r e s s e s}$

- Register Indirect branch hard to predict address
- SPEC89 85\% sucfi branches for procedure return
- Since stack discipline for procedures, save return address in small buffer that acts like a stack: 8 to 16 entries has small miss rate


## Pitfall: Sometimes bigger and dumber is better

- 21264 uses tournament predictor (29 Kbits)
- Earlier 21164 uses a simple 2-6it predictor with $2 \mathcal{K}$ entries (or a total of 4 Kbits)
- SPEC95 benchmarks, 22264 outperforms
-21264 avg. 11.5 mispredictions per 1000 instructions
- 21164 avg. 16.5 mispredictions per 1000 instructions
- Reversed for transaction processing $(\mathcal{T} \mathcal{P})$ !
-21264 avg .17 mispredictions per 1000 instructions
- 21164 avg. 15 mispredictions per 1000 instructions
- TP code mucf larger \& 21164 hold $2 X$ branch predictions based on local behavior ( $2 \mathcal{K}$ vs. $1 \mathcal{K}$ local predictor in the 21264)

Dynamic Brancf Prediction Summary

- Prediction becoming important part of scalar execution
- Branch History Table: 2 bits for loop accuracy
- Correlation: Recently executed branches correlated with next branch.
- Either different branches
- Or different executions of same branches
- Tournament Predictor: more resources to competitive solutions and pick between them
- Branch Target Buffer: include branch address \& prediction
- Predicated Execution can reduce number of branches, number of mispredicted branches
- Return address stackfor prediction of indirect jump



## Getting $C P I<1$ : <br> Issuing Multiple Instructions/Cycle

- Vector Processing: Explicit coding of independent loops as operations on large vectors of numbers
- Multimedia instructions being added to many processors
- Superscalar: varying no. instructions/cycle (1 to 8), scheduled by compiler or by $\mathcal{H} \mathcal{W}$ (Tomasulo) - IBM PowerPC, Sun UltraSparc, $\mathcal{D E C}$ Alpfia, Pentium III/4
- (Very) Long Instruction Words (V) $\mathcal{L} \mathcal{W}$ : fixed number of instructions (4-16) scheduled by the compiler; put ops into wide templates ( $\mathcal{T} \mathcal{B D})$
- Intel Arcfitecture-64 (IA-64) 64. 6it address
"Renamed: "Explicitly Parallel Instruction Computer (EPIC)"
- Anticipated success of multiple instructions lead to Instructions Per Clock_cycle (IPC) vs. CPI


## Getting CPI < 1: Issuing Multiple Instructions/Cycle

- Superscalar MIPS: 2 instructions, $1 \mathcal{F P}$ \& 1 anything
- Fetch 64-6its/clock cycle; Int on left, $\mathscr{F P}$ on right
- Can only issue 2 nd instruction if 1 st instruction issues
- More ports for fP registers to do $\operatorname{FP}$ load of fP op in a pair

Type Tipe Stages
Int. instruction IF IV $\quad$ EX $\quad$ MEM $\mathcal{W}^{\mathcal{B}}$

$\begin{array}{lllllll}\text { Int. instruction } & I \mathcal{F} & I \mathcal{D} & \mathcal{E} X & \mathcal{M E M} & W_{\mathcal{B}}\end{array}$
FPP instruction IF ID EX MEM WB
$\begin{array}{lllllll}\text { Int. instruction } & I \mathcal{F} & I \mathcal{D} & \mathcal{E X} & \mathcal{M E} \mathcal{M} & W_{\mathcal{B}}\end{array}$


- 1 cycle load delay expands to 3 instructions in SS
- instruction in right falf can't use it, nor instructions in next slot


## Multiple Issue Issues

- issue packet: group of instructions from fetch unit that could potentially issue in 1 clock
- If instruction causes structural hazard or a data hazard either due to earlier instruction in execution or to earlier instruction in issue packet, then instruction does not issue - 0 to $\mathcal{N}$ instruction issues per clockcycle, for $\mathcal{N} \cdot$ issue
- Performing issue checks in 1 cycle could limit clock cycle time: $O\left(n^{2} \cdot n\right)$ comparisons
- => issue stage usually split and pipelined
- 1st stage decides how many instructions from within this packet can issue, 2 nd stage examines hazards among selected instructions and those already been issued
- => figher branch penalties => prediction accuracy important


## Multiple Issue Challenges

- While Integer/FP split is simple for the $\mathcal{H W}$, get CPI of 0.5 only for programs with:
- Exactly $50 \%$ fP operations $\mathfrak{A N D}$ No fazards
- If more instructions issue at same time, greater difficulty of decode and issue:
- Even 2.scalar => examine 2 opcodes, 6 register specifiers, e̛ decide if 1 or 2 instructions can issue; ( $\mathfrak{N} \cdot$ issue $\sim O\left(\mathfrak{N e}^{2}-\mathcal{O}\right)$ comparisons)
- Register file: need $2 \chi$ reads and $1 \chi$ writes/cycle
- Rename logic: must be able to rename same register multiple time $s$ in one cycle! For instance, consider 4-way issue:
add $r 1, r 2, r 3 \quad$ add $p 11, p 4, p 7$
sub r4, r1, r2
lw $r 1,4(r 4)$$\Rightarrow \quad$ sub p22, p11, p4
$\begin{array}{ll}\text { lw } r 1, & \text { 4(r4) } \\ \text { add r5, } & r 1, r 2\end{array} \quad$ lw p23, $4(p 22)$
Imagine doing this transformation in a single cycle!
- Result Guses: Need to complete multiple instructions/cycle
"So, need multiple buses with associated matching logic at every reservation station.
*Or, need multiple forwarding paths


## Dynamic Scheduling in Superscalar The easy way

- How to issue two instructions and keep in-order instruction issue for Tomasulo?
$-\mathcal{A s s u m e} 1$ integer +1 floating point
-1 Tomasulo controlfor integer, 1 for floating point
- Issue $2 X$ Clock Rate, so that issue remains in order
- Only loads/stores might cause dependency between integer and $\mathcal{F P}$ issue:
- Replace load reservation station with a load queue; operands must be read in the order they are fetched
- Load checks addresses in Store Queue to avoid RAW violation
- Store checks addresses in Load Queue to avoid $\mathcal{W A R} \mathcal{W} \mathcal{A} \mathcal{W}$

Register renaming, virtual registers versus Reorder Buffers

- Alternative to Reorder Buffer is a larger virtual set of registers and register renaming
- Virtual registers hold both architecturally visible registers + temporary values
-replace functions of reorder 6 uffer and reservation station
- Renaming process maps names of architectural registers to registers in virtual register set
- Changing subset of virtual registers contains architecturally visible registers
- Simplifies instruction commit: markregister as no longer speculative, free register with old value
- Adds 40-80 extra registers: Alpha, Pentium,... - Size limits no. instructions in execution (used until commit)


## How much to speculate?

- Speculation Pro: uncover events that would otherwise stall the pipeline (cache misses)
- Speculation Con: speculate costly if exceptional event occurs when speculation was incorrect
- Typical solution: speculation allows only low. cost exceptional events (1st-levelcache miss)
- When expensive exceptional event occurs, (2nd-level cache miss or $\mathcal{T} \mathcal{L B}$ miss) processor waits until the instruction causing event is no longer speculative before handling the event
- Assuming single brancf per cycle: future may speculate across multiple branches!


## Limits to $I \mathcal{L P}$

- Conflicting studies of amount
- Benchmarks (vectorized Fortran $\mathcal{F P}$ vs. integer ( programs)
- Hardware sopfistication
- Compiler sopfistication
- How much ILP is available using existing mechanisms with increasing $\mathcal{H} \mathcal{W}$ budgets?
- Do we need to invent new $\mathcal{H} \mathcal{W} / S \mathcal{W}$ mechanisms to Keep on processor performance curve?
- Intel $\mathfrak{M M X}, \mathcal{S S E}$ (Streaming SIMD Extensions): 64 Git ints
- Intel SSE2: 128 6it, including 2 64-6it $\mathcal{F l}$. Pt. per clock
- Motorola AltaVec: 128 bit ints and $\mathcal{F P P}_{s}$
- Supersparc Multimedia ops, etc.

Upper Limit to I $\mathcal{L P}$ : Ideal Macfine (Figure 3.35 p.242)
 CS252/Culter $\xrightarrow{ }$


## Limits to $I \mathcal{L P}$

Initial $\mathcal{H} W$ Model here; $\operatorname{MIPS}$ compilers.
Assumptions for ideal/perfect machine to start: 1. Register renaming - infinite virtual registers $\Rightarrow$ all register $\mathcal{W} \mathcal{A} \mathcal{W}$ \& $\mathcal{W} \mathcal{A R}$ fazards are avoided 2. Branch prediction-perfect; no mispredictions 3. Iump prediction - all jumps perfectly predicted 2 \& $3=>$ macfine with perfect speculation \& an unbounded buffer of instructions available
4. Memory-address alias analysis - addresses are known er a store can be moved before a load provided addresses not equal
Also:
unlimited number of instructions issued/clock cycle; perfect cacfies;
1 cycle latency for all instructions ( $\left.\mathcal{F P}{ }^{*}, /\right)$;
$\qquad$



## Conclusion

- 1985-2000: 1000X performance
- Moore's Law transistors/chip => Moore's Lawfor Performance/MPY
- Hennessy: industry been following a roadmap of ide as Known in 1985 to exploit Instruction Level Parallelism and (real) Moore's Law to get 1.55 X/year
- Cackes, Pipelining, Superscalar, Branch Prediction, Out-of-order execution,
- I $\mathcal{L P}$ limits: To make performance progress in future need to have explicit parallelism from programmer vs. implicit paralle lism of $I \mathcal{L P}$ exploited by compiler, $\mathcal{H W}$ ? - Otherwise drop to old rate of $1.3 x$ per year?
- Less than 1.3X Gecause of processor-memory performance gap?
- Impact on you: if you care about performance, better think about explicitly parallel algorithms vs. rely on $I L P$ ?

How to Exceed I $\mathcal{P}$ Limits of this study?

- WAR and $\mathcal{W A} \mathcal{W}$ hazards through memory - eliminated $\mathcal{W} \mathcal{A} \mathcal{W}$ and $\mathcal{W} \mathcal{A R}$ fazards on registers through renaming, but not in memory usage
- Unnecessary dependences (compiler not unrolfing loops so iteration variable dependence)
- Overcoming the data flow limit: value prediction, predicting values and speculating on prediction Address value prediction and speculation predicts addresses
and speculates by reordering loads and stores; could provide better aliasing analysis, only need predict if addresses $=$
- Ulse multiple threads of control

| - | SPEC 2000 Performance 3/2001 Source: Microprocessor Report, wwwl. MPRonline.com |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ntim | AND | $m_{10 x}$ |  | En |  | $\operatorname{mos}$ | $519$ | $507$ |
| $=8$ Eriterat |  | $\begin{aligned} & 400 \\ & 6=200 \end{aligned}$ | H.1.0. fied | Escotes |  |  | selaso |  | misin |
| 5\% | риме | tiren | Stamite: | 450y-2 | 3ene | 1985: | cteva | 2-vas | mewe |
| -ricex | reve | Mxtin | 14x | (m) |  | cers | cura | EM | 1 m |
| -19 | 32 | ni | 170 | 38 | 545 | 53 | 288 | 15 | 32 |
| * | 482 | mis | 44 | 2es | 38 | 24 | 334 | 38 | 10 |
| $\pm$ | טा | Nit | 971 | 500 | 00 | 5 | 31 | 20 | 500 |
| $\cdots$ | 44 | $\cdots$ | 3 m | 29 | 20 | (5) | 53 | \% | 40 |
| volt | 53 | \%ir | 07 | sel | 33 | 20 | 134 | is | 68 |
| 50w | 180 | \% | w 1 | th | \% | th | 241 | 3 | 48 |
| $\pm$ | Eess | Hix | m | 100 | 615 | Ne | mp | 20\% | 06 |
| petere: | 5 mm | $m$ | * 6 | 215 | 614 | 203 | 20 | 24 | 65 |
| -0\% | \%6 | wis | 23\% | 256 | 4 a | Ne | 304 | TH1 | 300 |
| vates | (3) | mi | N | 212 | 73 | 3 | 304 | 204 | [in |
| brica | 500 | nex | 34 | 38 | W6 | Ce | Jut | 2\% | 300 |
| 5mall | 650 | mi | 48 | 444 | 3241 | 2x-001 | $6 \times 45$ | 20 | 47 |
| memmxy | E27 | min | 417 | 6\% | cat | Ex9 | 5 | \% | 280 |
| nowt | 59 | 900 | 3 H | उ00 | 41 | 78 | 230 | 231 | 201 |
| Win | 1060 | 506 | N6: | m | ש¢ | B204 | 300 | W6 | 701 |
| -98 | 50 | 20 | 42 | 37 | 2 T | 5 | 291 | 2\% | 5ir |
| 20b | 520\% | me | कn | 析 | ne: | Ent | 201 | vo | 271 |
| - | 77 | *u | se | 53 | 41 | ba | 20 | 2 H | $\pm 3$ |
| Dinem | 58 | 4 | $\pm$ | W3 | 45 | Sif | 30\% | jow | 1206 |
| 2 | 156 | 23 | 4 ti | 9 | 415 | 314 | w |  | \%60 |
| syaty | 12 L | 236 | $3 \times$ | \%0 | 240 | 0 | 23 | 16\% | 241 |
| trenos | 622 | $4{ }^{4}$ | 284 | 89 | 30 | 44 | 41 | 43 | 216 |
| anso | 40 | 281 | 3 x | 305 | 294 | 36 | 37 | 310 | act |
| hasen | 131 | 25 | ITV) | 3e4 | 59 | N4 | 250 | 208 | 304 |
| Nell | 385 | 30 | \% | 349 | 180 | Ex | W10 | 200 | 300 |
| vatuas | 193 | $3 \%$ | \% | 34 | บ1 | 3 | \% | \% | m |
| "y. | 5\% | 3 m | 87 | 39 | (0) 1. | $x$ | 3 m | 10\% |  |
|  | (\%) | M | \% | 00 | u1/ | -190 | H\% | 31 | w |

