


CS252 Graduate Computer Architecture


Lecture 18: Branch Prediction + analysis resources => ILP


April 2, 2002 Prof. David E. Culler Computer Science 252 Spring 2002



















Re-evaluating Correlation


 Several of the SPEC benchmarks have less than a dozen branches responsible for 90% of taken branches:


program	branch %	static	# = 90%			
compress	14%	236	13			
egntott	25%	494	5			
gcc	15%	9531	2020			
mpeg	10%	5598	532			
real gcc	13%	17361	3214			
 Real programs + OS more like gcc 						


• Small benefits beyond benchmarks for correlation? problems with branch aliases?




































1 cycle load delay expands to 3 instructions in SS - instruction in right half can't use it, nor instructions in next slot
--








Register renaming, virtual registers versus Reorder Buffers · Alternative to Reorder Buffer is a larger virtual set of registers and register renaming · Virtual registers hold both architecturally visible registers + temporary values - replace functions of reorder buffer and reservation station · Renaming process maps names of architectural registers to registers in virtual register set Changing subset of virtual registers contains architecturally visible registers · Simplifies instruction commit: mark register as no longer speculative, free register with old value · Adds 40-80 extra registers: Alpha, Pentium,... - Size limits no. instructions in execution (used until commit)

















How to Exceed LLP Limits of this study? WAR and WAW hazards through memory alminated WAW and WAR hazards on registers through enemory usage Successary dependences (compiler not unrolling to so iteration variable dependence) Overcoming the data flow limit: value prediction predicting values and speculating on prediction address value prediction and speculation predicts addresses better allasing analysis, only need predict if addresses = Use multiple threads of control

STRAFF.	Athlan	PA-8500	Former 2-1	Participation 10	Partition 4	R12000	Uba-E	l an
	12011	552MHz	-BOMHz	3.0CHz	15044	40068Hy	48068-92	1.9
646/1918	648/64K/250K	512K/1M	338/848	166/166/2586	128186/2968	326/526	160/166	3
4.550	3 altd -myla	1100.00	Alun	2 all make	I + ROPI	Binet	- a hour	106
7/9-ISAget	9/11 Mages	7/9 dages	7/8 (Saget	12/14 (Saget-	22126 Gages	4 clapes	O/9 Slages	14/
30 4/42/	ZIRDES	56.665	ST INT	40 ROPL	1/6 KOFt	48-6424	Norm	
48/41	36/26	Gi6 total	36 intr24 fp	40 sotal	138 lotal	82/92	None	
18.19-04	4K×2-54	28.12.64	38.02-56	>= 512	4K × 2-14	28.52.84	512 + 2-68	238
128/128	280/288	120 unified	128/128	321/64D	1201050	d4 unified	\$41/64D	120
2.6605/5	21055	134680	1.808/91	1.0508.5	3.208/5	359 445.5	1.9055	10.4
CPCA-588	PGA-482	104-544	3CC-3088	PCA-370	FGA-423	CPEA-527	CLCA-787	136
D. TRU GHA	0.359 654	1250284	0.229 641	0.18x 6M	5.15, 164	2.2% 4M	0.20e KM	0.1
115mm	117mm ¹	477mm ²	163mm ²	106mm*	217mm ¹	204mm ²	126 mm*	3
The A stations	17 million	130 million	23 million	- 24 yalkin	AD PUBLIC	7.2 million	1.8 million	128
\$160	\$60	\$330	\$110	618	\$110	8:126	\$70	
75944	700	60%*	3697*	-20W	SEM(7DF)	258* .	2088*	10.0
NO01 VIIII		3000	4000	2008	4000	2008	300	4
	7/9 (Suppl ell/41 881 article ell/41 881 article 138/138 2 800055 0 182 694 115 695 115 695 11	7/9 (Suppl) 9/11 (Suppl) 90(141) 36/26 96/41 36/26 96/41 36/26 96/41 36/26 96/41 36/26 96/	4 January 1 - 4000 mml 4 January 7 7 - 612400 177 1 January 7 75 Carps 80 January 7 75 Carps 56 January 80 January 7 75 Carps 56 January 80 January 16 January 56 January 10 January 16 January 56 January 10 January 12 January 13 January 10 January 12 January 13 January 10 Science 13 January 13 January 10 January 14 January 13 January	Lines 1 48 min 4 stars 4 stars 70 (Logit 10 (Logit	Asse T-effect Asse Ass Asse Ass Ass <th< td=""><td>Jame 1.45 min 4 min 4 min 1.450 min 1.500 min Minute 2750 Min 500 min 500 min 500 min 500 min Minute 2750 Min 500 min 500 min 500 min 500 min Minute 2750 Min 500 min 500 min 500 min 500 min Minute 2750 Min 500 min 500 min 500 min 500 min 500 min Minute 2750 Min 500 m</td><td>Asse 1 eMI ends 4 state 4 state 1 eMI ends 1 1 eMI end</td><td>Asse 1 eWinner 4 state 4 state 1 eWinner 1 1 eWinner</td></th<>	Jame 1.45 min 4 min 4 min 1.450 min 1.500 min Minute 2750 Min 500 min 500 min 500 min 500 min Minute 2750 Min 500 min 500 min 500 min 500 min Minute 2750 Min 500 min 500 min 500 min 500 min Minute 2750 Min 500 min 500 min 500 min 500 min 500 min Minute 2750 Min 500 m	Asse 1 eMI ends 4 state 4 state 1 eMI ends 1 1 eMI end	Asse 1 eWinner 4 state 4 state 1 eWinner 1 1 eWinner

SPEC 2000 Performance 3/2001 Source: Microprocessor Report, www. MPRonline									Set
inter .	212648	Albian	PA-BROD	POINT I CL	PE	1000	R12080	UBIER	Liba-B
letti or Norbused	Alpha E548 Medel 6	AMD GA-72M	H19500E	R516080 448-170	Dell Prec. 401	X 2	5512390	San Enterpri 450	San Blade 10
à Rate	BRIDDER	1.2048	552MHz	45094H2	1640	1.5448	ROEWHOL	4980444	200444
anal Cadhe	6440	Mone	None	6869	Nene	None	BME .	BMB	6440
anip	3982	10.4	376	230	545	550	226	965	349
NW	452	71/8	424	285	354	296	354	212	340
335	0.0	7/4	577	255	403	556	313	2.52	500
red.	441	. enfa	384	-498	278	473	567	356	474
analty .	. 694	1978	472	304	513	490	354	175	2499
perser	380	1018	361	1.71	- 362	472	281	211	413
4941	645	110	255	280	615	850	860	209	100.005
perbeti .	526	11/4	406	215	-614	208	3.95	247	457
400	345	114	229	256	- 443	708	304	171	800
vertex	675	19/8	764	342	. 717	236	394	304	
. Eqint.	560	7/4	349	250	296	420	334	2.87	500
Nows	650	79/8	479.	- 414	3941.4	2X 1 1.	6X #1	240	47)
Civit base2008	518	79.08	-417	286	454	324	170	225	436
wagnide	529	300	340	360	416	759	280	284	497
visiting .	1.196	506	763	279	- 493	1,244	900	285	751
mand	580	272	462	319	274	558	2.51	226	377
apple.	124	298	567	827	1980	641	230	950	5 224
/mesa	111	903	800	888	941	558	2.89	275	409
aslavi	548	448	544	40.9	276	527	845	7.65	1,246
at	1.540	213	418	969	410	514	995	920	990
squite	228	296	347	560	249	229	373	149	244
facenec	822	411	258	257	307	451	411	459	718
ammp	480	221	276	326	294	366	373	313	321
luces	791	257	370	284	549	264	259	208	204
/ma3d	926	365	800	945	197	427	100	207	307
sistnarit	340	256	286	234	1.10	257	199	759	. 273
ange	958	278	429	549	sm1.	7X - 0	250	189	845
City Instantion	0.00	104	-402	254	111	5.0%	81%	274	427

Conclusion

- 1985-2000: 1000X performance
- Moore's Law transistors/chip => Moore's Law for Performance/MPU
 Hennessy: industry been following a roadmap of ideas known in 1985 to exploit Instruction Level Parallelism and (real) Moore's Law to get 1.55X/year
- Caches, Pipelining, Superscalar, Branch Prediction, Out-of-order execution, ...
- ILP limits: To make performance progress in future need to have explicit parallelism from programmer vs. implicit parallelism of ILP exploited by compiler, HW?
 - Otherwise drop to old rate of 1.3X per year?
- Less than 1.3X because of processor-memory performance gap?
 Impact on you: if you care about performance, better think about explicitly parallel algorithms
- better think about explicitly parallel algorithm vs. rely on ILP?

CS252/Culler