

*Overview of  
\*configurable\* architectures*

**Prof. Kurt Keutzer**  
**EECS**  
**keutzer@eecs.berkeley.edu**

Thanks to Andre Dehon, Jan Rabaey, and many vendors


1

*Outline*

- **Motivation for \*configurable\* platforms**
- **Taxonomy of \*configurable\* platforms**
- **Examples of \*configurable\* platforms**
- **Projects in \*configurable\* platforms**

2

## *Increasing Device and Context Complexity*




- Exponential increase in device complexity—increasing with Moore's law (or faster)!
- System context in which devices are deployed (e.g. cellular radio) are increasing in complexity as well exponential increases in design productivity

***We have exponentially more transistors!***

3

## *Deep Submicron Effects*


- Smaller geometries are causing a wide variety of effects that we have largely ignored in the past:
  - Cross-coupled capacitances
  - Signal integrity
  - Resistance
  - Inductance



***Design of each transistor is getting more difficult!***

4

## *Heterogeneity on Chip*




- **Greater diversity of on-chip elements**
  - **Processors**
  - **Software**
  - **Memory**
  - **Analog**

***More transistors doing different things!***

5

## *Stronger Market Pressures*




- **Decreasing design window**
- **Less tolerance for design revisions**

***Exponentially more complex, greater design risk, greater variety, and a smaller design window !***

6

## *Motivation: Quadruple-Whammy*



*Exponentially more complex, greater design risk,  
greater variety, and a smaller design window !*

7

## *Likely alternative...*

- Unprecedented hunger for silicon customization but ...
- The quadruple-whammy implies:
  - Higher NRE/design
  - Growing number of applications served through more highly-programmable platforms
  - With higher-design volume to compensate for higher NREs
  - From ASIC to ASIP

8

## Key Problems in IC Design and Their Solution

### Problem:

- High development (NRE) cost
- Need to use IC's for multiple related applications
- Minimize design risk/increase time-to-market

### Solution:



- Amortize cost over many designs by developing platforms
- Make platform *programmable* so that it can be re-used
- Use pre-developed platform where possible and tailor it to application through programming

9

## System ASIC Design in 200x

- Less like synthesis of an integrated circuit from a high-level description

- More like programming of a complex application-specific processor



10


## *Outline*

- **Motivation for \*configurable\* platforms**
- **Taxonomy of \*configurable\* platforms**
- **Projects in \*configurable\* platforms**
- **Examples of \*configurable\* platforms**

11

## *A 3D Design Space*

**Computation  
Abstraction  
Level**



12

## *Programming Model*

- The computation-abstraction level (name designed by committee) is about how is the level of configurability presented to the user
- Natural levels:
  - System architecture – e.g. hash engine
  - Instruction-set architecture - e.g. MAC x,y,z
  - Micro-architecture – operator-level
  - Logic level – moving bits

**We'll find systems offering configurability at all these levels**

13

## *Design Space: Vertical Axis*

*Computation  
Abstraction  
Level*

Process/System  
Architecture




Instruction-Set  
Architecture

`mov r5, r2`

Micro-  
Architecture




Logic level



## *A 3D Design Space*

**Computation  
Abstraction  
Level**



**Reconfigurable  
Feature**

15


## *Reconfigurable Features*

- **The reconfigurable-feature (another name designed by committee) is about the manner in which the device supports the configurability**
- **Computation:**
  - Processes – e.g. processing element
  - Datapaths - e.g. filtering elements
  - Operators – adders, multipliers,
  - Logic level – Look-up tables
- **Communication:**
  - Bus, mesh, hierarchical mesh, on-chip packet routing
- **We'll find systems using configurability at all these levels ... but**
- **Not as straightforward as it seems – processes may be supported on a logic level fabric**

16




# The Choice of the Computational Elements



# The Choice of the Communication Fabric

		dot_product	vector sum w/ scalar mult.	IIR
Multi-bus		50	50	138
Mesh	<i>Best</i>	8.7	5.2	24.6
	<i>Worst</i>	17.7	14.7	43.4
H. Mesh	<i>Best</i>	4.7	3.8	18.8
	<i>Worst</i>	11.1	10.2	31.3



## A 3D Design Space

**Computation  
Abstraction  
Level**

**Binding  
Rate**

**Reconfigurable  
Feature**

19

## Binding Rate

- The binding-rate is about how is the device supports the configurability over time
- “Configurable”:
  - Binding occurs at fabrication time
  - Similar to ASIC except that the model used to create the devices and the model used to program them is much different
    - » ARC, Tensilica, Improv, Actel
- “Re-configurable”:
  - Binding occurs in field, but typically only at “power-up”
  - Xilinx, Altera, Triscend
- “Dynamically reconfigurable”
  - Binding occurs in field, and may occur every 1000’s of cycles
  - Principally explored in academia – GARP, but also Chameleon


20

*So you want to be a reconfigurable architect ...*

- **Think about the applications that you want to support:**
  - WCDMA, UMTS, packet forwarding, etc.
- **Think about the programming model you want to provide:**
  - Ptolemy/Models-of-computation, MATLAB, Click, C, assembler, assembly + Verilog
- **Think about the micro-architecture of your device and the role that reconfigurable fabric plays in it**
  - 80% PE's and 20% reconfigurable ...
- **Do you want to provide configurability, reconfigurability, dynamic reconfigurability ...**

21

*Don't Forget to Think About This*



- **Components of Cost**
  - Area of die / yield
  - Code density (memory is the major part of die size)
  - Packaging
  - Design effort
  - Programming cost
  - Time-to-market
  - Reusability

22

## *Outline*

- **Motivation for \*configurable\* platforms**
- **Taxonomy of \*configurable\* platforms**
- **Projects in \*configurable\* platforms**
- **Examples of \*configurable\* platforms**

23

## *\*configurable\* related 252 Project Ideas - 1*

- **Processor/reconfigurable-fabric interface**
  - **utility of a tight link between a processor and reconfigurable fabric depends largely on management of time to:**
    - » **Reconfigure fabric**
    - » **Communication overhead**
  - **Problem can be addressed by:**
    - » **Tricks in fabric (caching configurations etc.)**
    - » **Or ... how about learning to fill configuration time much as we learn to fill delay slots in a branch ...**

24

*\*configurable\* related 252 Project Ideas - 2*

- **What's the right fabric?**
  - **Chameleon uses a coarse granularity datapath oriented fabric**
  - **Triscend uses a fine-grained fabric**
  - **What's right for your favorite application ....?**

25

*\*configurable\* related 252 Project Ideas - 3*

- **Programming model**
  - **Ultimate success or failure of all these gadgets depends on developing of a programming model for these devices**
  - **Develop banana curve for one application for a device that has C-language support try:**
    - » **Assembly programming the application**
    - » **C-coding the application**
    - » **Click, Matlab (details provided), Teja to the device**
    - » **Compare results – how much do we give up for higher-level programmability**

—


26

## Outline

- Motivation for *\*configurable\** platforms
- Taxonomy of *\*configurable\** platforms
- Projects in *\*configurable\** platforms
- Examples of *\*configurable\** platforms

27

## Variety of Platforms



28

*Here's the Deal ... We can Talk about any of:*

- Actel
- Adaptive silicon
- Altera
- Xilinx
- Chameleon
- Morphics
- Network processors – takes a whole lecture
- ARC
- Improv Systems
- Tensilica