


What's a network system?




FM3

Typical LAN NIC

Issues:


- juggling events
- accessing data & control info
- copy (blind data receive)



PARALLEL Machine Networks


Fig 4

MSG DRIVEN PROCESSORS





- DATA FLOW
- J-machine
- I-WARP
- X-T

Shared Physical Address



Local physical address space



SIMPLE DMA

Fig 5




Fig 6

SIMPLE PIO




Fig 7

Physical Parallelism




Fig 8 Virtual (Multithreaded) Parallelism

Ex: Meitko






Fig 9

Stanford Flash Magic




Classic View

Fig 10



'Cache-like' switch design

Fig 11



1 Gb/s links \Rightarrow 128 bit chunks @ 8 MHz per port

8 ports \Rightarrow 64 MHz


Scans of original lecture notes (Culler)

Network Interface Architecture

CS252 2/21

Motivation

- networks becoming the canonical I/O device
- Blow the machine apart
- networked appliances
- Internet architectures are all about networks



- Parallel machine networks \Rightarrow LAN / WAN Breakthrough
 - design approach
 - "killer switch"
- Different Kind of Architecture Challenge
 - juggling events & data movement

Today:

LANs


vs

PARALLEL MACHINES

vs

WIRELESS

What's a network system?



ISSUES

- How is communication integrated into node arch?
 - processing & storage
- What is the communication abstraction?
 - o/s calls, library, pio, load/store
- What is the NI architecture?
- How does data get from place to place?


Parallel Machines SANs LANs WANs

Performance Framework

$$\text{Send overhead} + \text{Time of Flight} + \underbrace{\frac{\text{Size}}{\text{BW}}}_{\text{Transfer time}} + \text{RCV overhead}$$


$$\text{Eff BW} = \text{BW} \cdot \frac{\text{Xfer time}}{\dots}$$

Classical LAN



Key Abstractions

- digital symbols: 0 and 1
- channel coding (Manchester)
- Framing - information is serialized



Kinds of routing

Determining the route

- destination based
- arithmetic
- virtual circuit
- source based

mode of transport


- circuit switched
- packet switched
 - store & forward
 - cut-through

Performance

Typical LAN NIC

Issues:

- juggling events
- accessing data & control info
- copy (blind data receive)



Typical costs


- Total time
- overhead
- transfer time

- } ⇒
- Reduce overhead
 - zero copy
 - User level interface
 - protection

PARALLEL Machine Networks


Fig 4

MSG DRIVEN PROCESSORS





- DATA FLOW
- J-machine
- UWARP
- X-T

Shared Physical Address



Local physical address space




Very low latency network
 High BW
 Regular topology
 Highly reliable

} ⇒ minimize overhead

SIMPLE DMA

Fig 5




ex: nCube, upsc/2

- Simple Framing
- ~~- Buffer~~
- Few stores to start xfer
- Copy or swap receive data
- virtual ↔ physical

Fig 6


SIMPLE PIO



ex: cm-5

- NO copy
- Fast small msgs
- limited BW
- Proc. intensive
- OS manages NI
 - process mapping
 - context switch
- Host code dispatches on many conditions


Fig 7
Physical Parallelism



Ex: Intel Paragon

- concurrency intensive
 - Proc events
 - MI events
 - DMA events
- BW intensive
 - 2-3 x bus crossing
- synch overhead


Fig 8
Virtual (Multithreaded) Parallelism



Ex: Meiko CS-2

- Implemented on single micro-coded engine
- zero data transfer cost

Network Transaction




DMA TX - builds "store data" cmd
 Thr - straight-line code
 - about on error (inc page fault)
 Remote Rd - DMA reply

flexible protocols


Fig 9

Stanford Flash Magic




Also in *T

Routing / Switching



Classic View


Fig 10



- Recognize Packet
- Compute output port
 - Arithmetic in mesh, butterfly, etc
 - select in source base
 - table look up in dest or virtual circuit

'Cache-like' switch design

Fig 11



1 Gb/s links \Rightarrow 128 bit chunks @ 8 MHz per port


8 ports \Rightarrow 64 MHz

⋮

\Rightarrow make routing & scheduling decision on many bits

- ethernet header
- IP header
- HTTP request

What about wireless



Present fairly conventional dma & interface to host

Federation of devices to support low level operation

Programmable controller to implement

- MAC

sometimes a dedicated baseband controller

- Hopping, sequencing

Discussion

- Physical Parallelism vs Virtual Parallelism for concurrency intensive architecture.
- HW support for protocol processing in deeply embedded networks
- Perspective on Jason's lecture