

Introduction

- Overview of networking applications and processing systems that are tuned to address them
- Network Processing vs. Network Processors
- Discussion of Network Processors must be driven by what networking applications do
 - Moving data from here to there: Switching, Routing, Aggregation/Disaggregation, Bridging etc.
 - Providing services: Security, Monitoring, Traffic Shaping etc.
- Value proposition of NP's:
 - Improve TTM and to reduce investment by turning a silicon design problem into a programming problem

 - Provide flexibility and field upgradability in networking equipment

Introduction to Network Processors 3/7/2002

What is a Network Processor?

- Terminology emerged in the industry 1997-1998 Many startups competing for the network building -block market
- Broad variety of products are presented as an NP
- · Some amount of integration and some amount of programmability
- · Generally some characteristics that enable efficient processing of network headers in cells or packets
- Sometimes support for higher-level flow management
- Wide spectrum of capabilities and target markets

Introduction to Networ 3/7/2002

Motivations for using a Network Processor


- "Flexibility of a fully programmable processor with performance approaching that of a custom ASIC."
- Faster time to market (no ASIC lead time) Instead you get software development time
- · Field upgradability leading to longer lifetime for products in the field
 - Ability to adapt deployed equipment to evolving and emerging standards and new application spaces
- Enables multiple products using common hardware
- Allows the network equipment vendors to focus on their value-add

Introduction to Network Processors 3/7/2002

What Can an NP Be Used For?

- · Highly dependent on user's application:
- Integrated uP + system controller + "acceleration"
- Fast forwarding engine with access to a "slow-path" control agent
- A smart DMA engine
- An intelligent NIC
- A highly integrated set of components to replace a bunch of ASICs and the blade control uP

Common Features in NPs NP Architectural Challenges · Application-specific architecture Pool of multithreaded forwarding engines · Yet, covering a very broad space with varied (and ill- Integrated or attached GP uP defined) requirements and no useful benchmarks High Bandwidth and High Capacity Memories The Swiss Army Knife challenge Embedded and external SRAM and DRAM Versatile but does a bad job at everything Integrated media interface or media bus Need to understand the environment Interface to a switching fabric or backplane Need to understand network protocols Interface to a "host" control processor Need to understand networking applications Interface to coprocessors Have to provide solutions before the actual problem is defined Decompose into the things you can know Flows, bandwidths, "Life-of-Packet" scenarios, specific common functions Introduction to Network Processors 3/7/2002 Introduction to Netwo 3/7/2002



Network Application Partitioning


- Network processing is partitioned into *planes* Forwarding Plane: Data movement, protocol conversion, etc
 - Control Plane: Flow management, (de)fragmentation, protocol stacks and signaling stacks, statistics gathering, management interface, routing protocols, spanning tree etc.
- Control Plane is sometimes divided into Connection and Management Planes
 - Connections/second is a driving metric
 - Often connection management is handled closer to the data plane to improve performance-critical connection setup/teardown
 - Control processing is often distributed and hierarchical

Introduction to Network Processors 3/7/2002 10

Network Processor Focus • The NP is generally aimed at Forwarding Plane tasks • Data shovel • Light Touch: Framing, SAR'ing, Classification and Lookups, Mappings (port, path, tag, flow, etc.) • High Throughput • Queuing and Scheduling • Backplane encapsulation and decapsulation • Packets requiring heavier work are offloaded to Control Plane or Coprocessor • NP's usually provide a forwarding plane closely coupled with a uP.

- The microprocessor may implement the entire control plane
- May handle a portion of it locally (e.g. flow setup) and have an external host which provides the higher-level control plane

Introduction to Network Processors 3/7/2002



L3-L7 Application Examples

- Some or all packets require involvement of a GPP
 Handles exceptions, manages connections, or handles higher layer processing
- Examples of L3 processing:

 IP Fragment reassembly, IP filtering, MPOA, LANE, Multicast Forwarding, Virtual Private Networks (IPSEC)
- Examples of L4 processing:

 Proxying, Port Mapping (NAT), TCP stream following, stream reassembly, content-based routing, QoS/CoS, Rate Shaping, Load balancing (LB)
- Examples of L5-L7 processing:


 Content-based load balancing (CBLB), RMON-2, traffic engineering, accounting, Intrusion Detection, Virus Detection
- engineering, accounting, Intrusion Detection, Virus Detectio Many/most higher-layer functions implicitly include
 - forwarding (routing).

Introduction to Network Processors 3/7/2002

13

15

17



Categorizing Application Types and Needs

- Applications can:
 - be high- or low-touch on packet data
 - be high- or low-touch on application state
 - span a spectrum of compute needs from low-compute to very compute-intensive
- Some applications are high touch for a percentage of packets:
 where one or more packets require high {packet, state} touch and relatively high compute to establish flow state, and
 - subsequent packets in that flow require simple forwarding
 The simplest of L4 applications can be high-touch or -compute
 - TCP/UDP checksums require touch of entire packet
 - Some modernMAC's do this perdatagram frag for you, minor math to combine
 IP fragment reassembly, TCP flow assembly require creation and
 - management of flow state, and copies or linked lists of buffers in order to do processing on streams of packets rather than per-pkt

Introduction to Network Processors 3/7/2002


More Detailed Application Characteristics


Application	Data touch	State touch	Compute	CP touch
Witching	Low	Low/Med	Low/Med	Low
touting	tiow	Low/Med	Low/Med	tow
2 0S	Low/Med	Low/Med	Low/Med	Low
Stateful Firewall Proxy Firewall	tiow/Med Med/high	Low/Med Med	Low-High Med	Med/High High
oad Balancing	Med	Ned/I ligh	Low/Med	Med/I ligh
B Load Balance	High High	Ned/High Ned	Low/Med High	High
firus Detection	lligh	High	High	lligh
DS	High	High	High	High


Examine header(s) Do lookup(s) e.g. bridging tables, IPv4 LPM, flow identification table Select and Execute Actions Packet (or cell) modifications (tables, counters, flow records) Queuing Possibly heavy lifting such as connection management, crypto, RegEx string search... Transmit may also include scheduling/shaping Since *ingress* and *egress* are typically on different blades, "TX" and "RX" may be to/from the fabric

Basic Paradigm of Forwarding Plane Processing

Housekeeping: Buffers and descriptors must be allocated and recovered for each frame







Processing Time Budgets

- Packet processing budgets are per packet, unless all of the packet is touched (e.g. checksum).
 - Average packet size in most apps is higher thus relaxing the budget
 Voice applications are the pathological case
- · Cell processing budgets are essentially a per-byte cost.

Media	Cells/	Size	#/Sec	Time per
	Packets	(bytes)		unit
10 Mb Ethernet	Packets	64-1518	14.88K - 800	67.2 – 1,240 uS
100 Mb Ethernet	Packets	64-1518	148K – 8K	6.72 – 124 uS
Gb Ethernet	Packets	64-1518	1.48M - 80K	672 nS – 12.4 uS
OC3	Cells	53	~300K	~3.3 uS
OC12	Cells	53	~1.2M	~833 nS
OC48	Cells	53	~4.8M	~208 nS
OC192	Cells	53	~19.2M	~52 nS

Latency Challenges of Packet Processing

- Packet data and descriptors are new per packet
 Inter-packet data locality is poor, so cache warmth is limited
 Generates lots of *compelled* data cache misses on a uP
 - "Dataflow" processing does not benefit (much) from processor data caches
- Communications from cached uP to other units involves lots of cache flushing
- Embedded processors are rarely Multi-Processor cache coherent
- Hash and LPM searches are pointer-chasing
 Cache-thrashing if no inter-packet locality
 - uP stalls during these indirections
 Specialized hardware or microcoded engines can help hide latency
- Techniques for hiding latency include pipelining, parallelism, and multi-threading


Introduction to Network Processors

22

Locality Can Be Poor in Network Applications

- · Packet data is essentially dataflow.
 - Per packet, new data arrives which is not in the uP cache; similarly any related descriptors are also new data.
 - FP engines filter packets so that only "exceptions" go the uP
 - A small % for L2/L3, up to 100% for L3-L7 go to the uP
- Data structures accessed per packet are likely to exhibit poor temporal (inter-packet) locality.
 - The relationship between a packet and other recently
 - processed packets is likely to be poor; minor exceptions...
 - The uP data cache is not likely to have a working set for the data structures and tables accessed per packet.
 - Higher bandwidth means higher aggregation, & less locality
- The uP instruction cache may similarly thrash
 Exception processing may require large code space

Introduction to Network Processors 3/7/2002



Cruelty to Memory (2): Life of a Packet


- · Example comms per packet, simple forwarding case
- Get buffer descriptor from allocation pool (freelist) LIFO RD
 Write hardware receive status (and store pkt into buffer) NWR + WR
 Schedule ptr into queue for classification WR
- Read ptr from queue
- Read descriptor (and fetch some of packet from buffer) RD + (2-3 RD)
- Do 'n' accesses to a lookup table to get forwarding information N'RD
 (modify L2/L3 header in buffer) and update descriptor
 WR +WR
- Enqueue descriptor pointer into a transmit queue
- Fetch pointer from queue
- Fetch descriptor (and fetch packet)
 RD +N*RD
- Return descriptor to freelist LIFO
- Raw bandwidth of these accesses can exceed data movement of small packets
- Number of accesses far exceeds packet data accesses
 Introduction to Network Processors
 25
 25

Cruelty to Memory (3): Stress and Contetion

- More complex applications may have more searches and more unit-to-unit communications per packet
- Often, scattered state is updated per packet for statistics, reassembly lists etc
- RegEx sting searches, done for content -based traffic management and for intrusion detection, are extremely memory -access intensive

Introduction to Network Processors 3/7/2002 26

 Control-plane use of shared memory makes forwarding-plane behavior less deterministic.



RD

WR


RD

WR

Special Functions Found in NPs

- Pool of latency-hiding processors
 With header-parsing optimizations
- · Lookup acceleration: hash index, hash search, TCAM
- Integrated and flexible media interfaces
- Queue Management
- Internal communication, allocation, scheduling, WRED/RED
- CRC and Checksum acceleration
- Timer support for schedulers
- Alignment and merge support
- Crypto support: bulk encryption, key management
- "Magic memory" for fire-and-forget counters etc

Introduction to Network Processors 3/7/2002



NP's Use a Variety of Acceleration Techniques

- · Keep uP stalls and cache traffic to a minimum, and provide specialized compute capabilities as appropriate
- A forwarding plane handles (ideally) most packets, uP(s) handle an (ideally) small percentage of traffic
- · Offload high-touch portions of applications from the uP Header parsing, checksums/CRCs , RegEx string search
- Offload latency intensive portions to reduce uP stall time
 - Pointer-chasing in hash table lookups, tree traversals for e.g. routing LPM lookups, fetching of entire packet for high-touch work, fetch of candidate portion of packet for header parsing
- Offload compute-intensive portions with specialized engines Crypto computation, RegEx string search computation, ATM CRC, packet classification (RegEx is mainly bandwidth and stall intensive)
- Provide efficient system management
 - Buffer management, descriptor management, communications among units, timers, queues, freelists, etc.

31

33

Introduction to Network Processors 3/7/2002

Acceleration Techniques (2)

- · Offload media management (device drivers) as much as possible
- Media processing (framing etc) is generally better done by specialized units
- · Decouple hard real-time from budgeted-time processing keep up with the media
 - meet per-packet/cell time budgets
 - higher level processing via buffering (e.g. IP frag reass'y, TCP stream assembly and processing etc.); elasticity allows for averaging of packet times
- · Efficient communication among units is key Easy to eat entire gain from coprocessors in communicating among units; hardware and software must be well architected and designed to avoid this. (keep compute:communicate ratio high.)

Introduction to Network Processors 3/7/2002

32

34

36

Acceleration via Pipelining

- · Goal is to increase total processing time per packet/cell by providing a chain of pipelined processing units
 - May be specialized hardware functions
 - May be flexible programmable elements
 - Might be lockstep or elastic pipeline
 - Communication costs between units must be minimized to ensure a compute:communicate ratio that makes the extra stages a win
 - Possible to hide some memory latency by having a predecessor request data for a successor in the pipeline
 - If a successor can modify memory state seen by a
 - predecessor then there is a "time-skew" consistency problem that must be addressed

Introduction to Network Processors

Acceleration via Parallelism

- · Goal is to increase total processing time per packet/cell by providing several processing units in parallel
 - Generally these are identical programmable units
 - May be symmetric (same program/microcode) or asymmetric
 - If asymmetric, an early stage *disaggregates* different packet types to the appropriate type of unit (visualize a pipeline stage before a parallel farm)
 - Keeping packets ordered within the same flow is a challenge Dealing with shared state among parallel units requires
 - some form of locking and/or sequential consistency control which can eat some of the benefit of parallelism
- Caveat; more parallel activity increases memory contention, thus latency

Introduction to Network Processors

Latency Hiding via Hardware Multi-Threading

- · Goal is to increase utilization of a hardware unit by sharing most of the unit, replicating some thread state, and switching to processing a different packet on a different thread while waiting for memory
 - Specialized case of parallel processing, with less hardware
 - Good utilization is under programmer control
 - Generally non-preemptable (explicit yield model instead)
 - As the ratio of memory latency to clock rate increases, more
 - threads are needed to achieve the same utilization - Has all of the consistency challenges of parallelism plus a
 - few more (e.g. spinlock hazards) Opportunity for quick state sharing thread-to-thread, potentially enabling software pipelining within a group of
 - threads on the same engine (threads may be asymmetric) 35

Introduction to Network Processors 3/7/2002


Coprocessors: NP's for NP's


- · Sometimes specialized hardware is the best way to get the required speed for certain functions
- Many NP's provide a fast path to external coproc's; sometimes slave devices, sometime masters.
- · Variety of functions
 - Encryption and Key Management
 - Lookups, CAMs, Ternary CAMs
 - Classification
 - SAR functionality
 - RegEx string searches (often on reassembled frames)
 - Statistics gathering


Summary


- There are no typical applications
- Whole network processing solution partitions to forwarding plane, connection management plane, control plane
- · Data rates and application complexity are increasing
- NP's address common needs and functions at a variety of performance points; exploiting the characteristics of the problem space to provide specific acceleration and integration


Introduction to Network Processors 3/7/2002















Time Support

- · Timestamps for tracking and sequencing
- Sequence numbers
- · Calendar queue support
- Periodic timers
- QoS algorithm support
 - Leaky buckets
 - WRED, RED
 - WFQ
 - etc.

Introduction to Network Proce 3/7/2002 45

47



Accelerating Header Parsing

Introduction to Network Processors 3/7/2002

- Data fetch
- Field extraction
 - Byte alignment issues
- Comparisons
- Boolean computation
- Endianness issues
- · Lookups using extracted fields as keys

Accelerating Lookups Hash table searches Hash index computation Table search (pointer chasing) Latency hiding; speculative fetch, threads (parallelism)... Longest Prefix Match (LPM) searches Traditional P-tries Body of literature on methods of accelerating Match the algorithm to the best characteristics of the hardware Coprocessors Table search engines Temary CAMs

Introduction to Network Processors 3/7/2002

Accelerating Internal Communications

- · Hidden costs in distributed processing systems
- · Buffer allocation, buffer recovery
- Unit-to-unit communications
 - One-to-one
 - Many-to-one
 - One-to-many
 - Queues, mailboxes, magic status units
- Locking
 - Mutex
 - Counting locks/resource locks
 - Sequence locks
- · Data pushing (latency reduction for consumer)
- Data copy/realign support

Introduction to Network Processors 3/7/2002

49

51

<section-header> Partitioning on Network Processors • A teach layer, it is vital to minimize communications "ratio or what determines if there is value in partitioning or a cross multiple units.

Reducing Media Management Overhead

- Standard NICs and SARs have a device driver layer
 may require complex communications structures
 high overhead for data movement/signalling
- Network processors don't need such a generic interface
- · Many NP's provide fully integrated media
 - Fixed function (e.g. Ethernet MAC)
 - Programmable framer (microcoded)
- Tightly coupled with the processing elements
- Many NP's provide a simple bus to connect simple external media
 - fifo-like interfaces
 - UTOPIA, IXBus etc

Introduction to Network Processors 3/7/2002


Fabrics


- Variety of styles
 Packet, cell
- Many different uses
 - Interconnect many NP's for port count/switching (scaling fabric)
 - As a backplane with high bisection bandwidth
 - As a distribution medium among multi-NP compute farms

· Generally proprietary

- Often the special sauce in an application
- Sometimes provided as part of the family with an NP
- Standards are emerging but slowly (e.g. CSIX)
- Fabrics generally incur an encapsulation overhead
- Convergence among NP's, fabrics, coprocessors
 - The distinctions are blurring among these...

Introduction to Network Processors





Metrics

- · We can measure many different relevant metrics
- pps, pps/\$, pps/Watt, pps/sq. in,
- behavior at core, at edge, inside of server farm, etc (traffic)
- type of traffic (e.g. webbench, ftp, email, telnet, voice...)
- Reality constraints (\$, W, area)
- · Ease of use; both software and board-level designs
- · General-purpose processors may compete well on raw
- performance but fall down on one or more of these others – uP + sys ctrl can be expensive and/or high power
 - Dataflow portion (new packet contents, descriptors) cause cache-fill stalls. Also data locality may be poor in application data structures referenced per-packet. Both of these factors can slow the fastest uP down to the speed of (highly contended) DRAM.


Introduction to Network Processors 3/7/2002 55


Other Evaluation Criteria


- DRAM and SRAM bandwidth(s)


 Not just 2* wire Gb/Sec. Account for all chatter about the packets, and alignment/fragmentation degradation of performance
- Memory arbitration policies and how it affects your usage of the device
- · Availability of desired media interface/support chips
- Availability of family/3rd-party coprocessors
- · Ease of attaching custom media and coprocessors
- · Use of standard interfaces
- Access to detailed benchmark information
 Also details of how the benchmarks are coded, traffic, etc
- Balance of forwarding, compute, and host communication resources for you application

Introduction to Network Processors 3/7/2002









Network Address Translation (NAT)

- · Used to map private addresses to "real" addresses
- · Can cause source/destination addresses to be modified as well as port numbers
- Connection lookup for existing state.
- New connections require resource allocation.
- Certain protocols require modifying the application data

FTP control connections

- Exceptions are generated for all new connections.
- For some connection types, all packets will go to the control plane. Introduction to Network Processors 3/7/2002

61

63

65

IPSec VPN

- Packets must be associated with IPSec connections (1 or more table lookups).
- High speed bulk encryption is required
- · Connection rates depend on usage model. - For remote access, each time a new user connects
 - For branch offices, at user configurable intervals.

62

64

 Connection setup requires fast public key operations.

Introduction to Network Processors 3/7/2002

Firewalls

- · Data plane uses connection table to determine whether to allow or deny the packet.
- · Each new connection generates an exception.
- · Control plane may need to see a number of packets before it can cache a decision.
- Often used in conjunction with other applications (L3 forwarding, NAT, ...).

Introduction to Network Processors 3/7/2002


Load Balancing


- Distribute load across multiple servers.
- Connection table is used for established connections.
- New connections require control processing.
- Simple load balancing can be determined • with a single packet.
- Content load balancing requires TCP termination.


Introduction to Networ 3/7/2002


Quality of Service


- Incoming packet must be identified and mapped into classes (1 or more table lookups).
- Policing and scheduling are performed on each of the classes.
 - Scheduling may require more queues than provided by hardware.
- · Exceptions are generated by "users" (slow rates).














Exception Handling

- A key characteristic of network applications is how often exception packets arrive.
- The data plane passes exception packets to the control plane.
 - Processing is too complicated for data plane.
 - Processing would take too much time on data plane.
- Exceptions often results in the modification of state shared between the control and data planes (e.g. connection tables).
- Different applications have different exception processing needs.

Introduction to Network Processors 3/7/2002 73

75

77

Network Reconfiguration Exceptions


- Applications that are doing forwarding need to respond to network reconfiguration events.
- These events can be routing updates, or detecting a link failure.
- Control/Management planes will update the forwarding tables.
- Data plane will continue forwarding with the updated tables.

Introduction to Network Processors 3/7/2002 74

Connection Exceptions

- Some applications needs to perform higher level processing when new connections are established..
- All packets on the same connection are sent to control plane until connection table is updated.
- Requires at least 1 exception packet per connection.
 Connections must be removed at a later time
- (through aging, or exceptions when connections are closed).
- The connection rate is at the mercy of traffic characteristics. Many applications can be limited by the connections per second.

Introduction to Network Processors 3/7/2002



TCP Endpoints

- Some applications must see TCP payload before making a decisions.
- Connection must be established before payload is sent.
- It may not be possible to put full TCP stack in the data plane.
 - Code space
 - Complexity and state management
- After control plane sees the payload, it may need to open a new TCP connection to another machine. (Control plane is a proxy.)

Introduction to Network Processors 3/7/2002

Connections per Second is a Driving Metric

- Most applications are connection oriented. This means that some number of packets require processing on the Control Processor before we can turn the rest into a forwarding problem (common optimization)
- The number of packets per connection that require Control Processor, combined with the lifetime of connections, drives this.
 - Simple switching/routing might require a single packet per connection, but likely zero since tables update glacially.
 - Proxying requires ~8/conn to sink and establish and eventually terminate flows, then TCP splicing to forward the rest
 Most HTTP connections are quite short, ~10 packets total.
 - fit connections are quite short, a to packets total
 ftp connections (the data plane) are generally quite long.
 - VPN, IDS, and anything requiring reassembly followed by processing will send all packets to the uP

Introduction to Network Processors 3/7/2002