What is Multimedia Processing?

- Desktop:
- $3 \mathcal{D}$ grapfics (games)
- Speech recognition (voice input)
- Video/audio decoding (mpeg-mp3 playback)
- Servers:
- Video/audio encoding (video servers, IP telephony)
- Digital libraries and media mining (video servers)
- Computer animation, $3 \mathcal{D}$ mode ling ơ rendering (movies)
- Embedded:
- $3 \mathcal{D}$ grapfics (game consoles)
- Video/audio decoding efencoding (set top 6oxes)
- Image processing (digital cameras)
- Signal processing (cellular phones)

Example: $\operatorname{MPEG}$ Decoding


Characteristics of Multimedia Apps (1)

- Requirement for real-time response
- "Incorrect"result often preferred to slow result
- Unpredictability can be bad (e.g. dynamic execution)
- Narrow data-types
- Typical width of data in memory: 8 to 16 bits
- Typical width of data during computation: 16 to 32 6its
- 64-6it data types rarely needed
- Iixed-point arithmetic often replaces floating-point
- Fine-grain (data) paralle lism
- Identical operation applied on streams of input data
- Branches have figh predictability
- High instruction locality in small loops or kernels

Characteristics of Multimedia Apps (2)

- Coarse-grain paralle lism
- Most apps organized as a pipeline of functions
- Multiple threads of execution can be used
- Memory require ments
- High bandwidth requirements but can tolerate high latency
- High spatial locality (predictable pattern) but low temporallocality
- Cache bypassing and prefetching can be crucial

Examples of Media Functions

- Matrix transpose/multiply
- $\mathcal{D C T} / \mathcal{F F T}$
- Motion estimation
- Gamma correction
- Haar transform
- Median filter
- Separable convolution
- Viterbidecode
- Bit packing
- Galois-fields arithmetic
- 

( $3 \mathcal{D}$ graphics)
(Video, audio, communications)
(Vide o)
( $3 \mathcal{D}$ grapfics)
(Media mining)
(Image processing)
(Image processing)
(Communications, speech)
(Communications, cryptography)
(Communications, cryptography)

Approaches to Mediaprocessing


Overview of SIMD Extensions nem unim unim

| Vendor | Extension | Year | \# Instr | Registers |
| :---: | :---: | :---: | :---: | :---: |
| $\mathscr{H}$ ( ${ }^{\text {P }}$ | MAX 1 1 and 2 | 94,95 | 9,8 (int) | Int $32 \times 646$ |
| S un | VIS | 95 | 121 (int) | FP $32 \times 646$ |
| Intel | $\mathfrak{M O X}$ | 97 | 57 (int) | FP $8 \times 646$ |
| $\mathfrak{A M D}$ | $3 \mathcal{D V}$ (ow! | 98 | 21 (fp) | FP $8 \times 646$ |
| Motorola | Altive c | 98 | 162 (int, fp) | $32 \times 1286$ (new) |
| Intel | SSE | 98 | 70 (fp) | $8 \chi 1286$ (new) |
| MIPS | $\mathscr{M I T S}-3 \mathcal{D}$ | ? | 23 (fp) | FP $32 \times 646$ |
| $\mathfrak{A M D}$ | E 3 DNNow! | 99 | 24 (fp) | $8 \chi 128$ (new) |
| Intel | SSE. 2 | 01 | 144 (int, fp) | $8 \chi 128$ (new) |

## SIMD Extensions for GPP

- Motivation
- Low media-processing performance of GPPs
- Cost and lack of flexibility of specialized AS ICs for graphics/video
- Underutilized datapaths and registers
- Basic idea: sub-word parallelism
- Treat a 64-6it register as a vector of $232 \cdot 6$ it or 4 16-6it or 8 8-6it values (short vectors)
- Partition 64-6it datapaths to handle multiple narrow operations in parallel
- Initial constraints
- No additional architecture state (registers)
- No additional exceptions
- Minimum area overhead

Example of SIMD Operation (1) En


Example of SIMD Operation (2)

Pack. (Int16.>Int8)


Summary of SIMD Operations (2)

- Comparisons
- Integer and $\mathcal{F P}$ packed comparison
- Compare absolute values
- Element masks and bit vectors
- Memory
- No newload-store instructions for short vector
- No support for strides or inde xing
- Short vectors handled with 646 load and store instructions
- Pack, unpack, shift, rotate, shuffle to handle alignment of narrow data-types within a wider one
- Prefetch instructions for utilizing temporal locality

SIMD Performance


Limitations

- Memory bandwidth
- Overhe ad of handling alignment and data width adjustments

Summary of SIMD Operations (1)

- Integer arithmetic
- Addition and subtraction with saturation
- Fixed-point rounding modes for multiply and shift
- Sum of absolute differences
- Multiply-add, multiplication with reduction
- Min, max
- Floating-point arithmetic
- Packed floating-point operations
- Square root, reciprocal
- Exception masks
- Data communication
- Merge, insert, extract
- Pack, unpack (width conversion)
- Permute, shuffle

Programming with SIMD Extensions

- Optimized shared libraries
- Written in assembly, distributed by vendor
- Need well defined $\mathfrak{A P I}$ for data format and use
- Language macros for variables and operations
- C/C++ wrappers for short vector variables and function calls
- Allows instruction scheduling and register allocation optimizations for specific processors
- Lack of portability, non standard
- Compilers for $S I \mathcal{M D}$ extensions
- No commercially available compiler so far
- Problems

Language support for expressing fixed-point arithme tic and
$S I M \mathcal{D}$ paralle lis $m$

- Complicated model for loading/storing vectors
- Frequent updates
- Assembly coding

A Closer Look at $\operatorname{MMX} /$ SSE


- Higher speedup for kernels with narrow data where 1286 SSE instructions can be used
- Lower speedup for those with irregular or strided accesses


## CS 252 Administrivia

- No announcements for today
- Chip design"toys" to see during break ()
- Wafers
- Packages
- Packaged chips
- Boards

Vector Processors

- Initially developed for super-computing applic ations, but we will focus only on multime dia today
- Vector processors have high-leveloperations that work on line ar arrays of numbers: "vectors"

| SCALAR <br> (1 operation) <br> add $r 3, r 1, r 2$ | VECTOR ( N operations) <br> vadd.vv v3, v1, v2 |
| :---: | :---: |

Properties of Vector Processors

- Single vector instruction implies lots of work(loop) - Fewer instruction fetches
- Each result inde pendent of previous result
- Compiler ensures no dependencies
- Multiple operations can be executed in parallel
- Simpler design, high clock rate
- Reduces branches and branch problems in pipelines
- Vector instructions access memory with known pattern
- Effective prefetching
- Amortize memory latency of over large number of elements
- Can exploit a figh bandwidth memory system
- No (data) caches required!

Components of a Vector Processor

- Scalar CPU: registers, datapaths, instruction fetch logic
- Vector register
- Fixed length memory bank holding a single vector
- Has at least 2 read and 1 write ports
- Typically 8.32 vector registers, each holding 1 to 8 XZbits
- Can be vie wed as array of $646,326,166$, or 86 elements
- Can be vie wed as array of
- Fully pipelined, start new operation every clock
- Typically 2 to $8 \mathcal{F U}$ : integer and $\mathcal{F P}$
- Multiple datapaths (pipelines) used for each unit to process multiple elements per cycle
- Vector load-store units (LSUls)
- Fully pipelined unit to load or store a vector
- Multiple elements fetched/stored per cycle
- May have multiple LSUs
- Cross-Gar to connect FUls, LSUs, registers

Basic Vector Instructions

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| Instr. | Operands | Operation | Comment |
| VADD.VV | V1, V2, v3 | $\mathcal{V} 1=\mathcal{V} 2+V \mathcal{}$ | vector + vector |
| VADD. SV | V1, R0, V2 | $V_{1}=\mathcal{R} 0+V_{2}$ | scalar + vector |
| VMUL.VV | V1, V2, v3 | $V_{1}=V_{2} \times V^{2}$ | vector $\chi$ vector |
| VMUL.SV | V1,R0, V2 | $\mathcal{V} 1=\mathcal{R O} \times V^{2}$ | scalar x vector |
| VLD | V1, R1 | $\mathcal{V} 1=\mathcal{M}[$ R $1 .$. R $1+63$ ] | Coad, stride $=1$ |
| VLDS | V1, R1, R2 | $V 1=\mathcal{M} /$ R $1 .$. R $1+63 *$ 'R | coad, stride $=$ R 2 |
| VLDX | V1, R1, V2 | $\mathcal{V} 1=\mathcal{M} \mid$ R $1+\mathcal{V} 2 i, i=0 .$. | ) indexed( "gather $^{\prime}$ ) |
| VST | V1, R1 | $\mathcal{M} / \mathcal{R} 1 .$. R $1+63]=V 1$ | store, stride $=1$ |
| VSTS | V1, R1, R2 | $V 1=\mathcal{M} /$ R $1 .$. R $1+63$ *R | store, stride $=$ R2 |
| VSTX | V1, R1, V2 | $\mathcal{V} 1=\mathcal{M} / \mathcal{R} 1+\mathcal{V} 2 i, i=0 .$. | \| indexed("scatter") |

Vector Memory Operations

- Load/store operations move groups of data
between registers and memory
- Three types of addressing
- Ulnit stride
- Fastest
- V(on-unit (constant) stride
- Indexed (gather-scatter)
- Vector equivalent of register indirect
- Good for sparse arrays of data
- Increases number of programs that vectorize
- Support for various combinations of data widths in memory and registers
- \{.L,. $\mathcal{W}, . \mathcal{H},, \mathcal{B}\} \times\{646,326,166,86\}$


## Setting the Vector Length

- Avector elements for each data width (maximum vector length or $\mathcal{M}$ VL)
- What to do when the applicationvector length is not exactly $\mathcal{M V} \mathcal{L}$ ?
- Vector-lengtf (VL) register controls the length of any vector operation, including a vector load or store - E.g. vadd.vv with $\mathcal{V} \mathcal{L}=10$ is
for ( $\mathrm{I}=0$; $\mathrm{I}<10$; $\mathrm{I}++$ ) $\mathrm{V} 1[\mathrm{I}]=\mathrm{V} 2[\mathrm{I}]+\mathrm{V} 3[\mathrm{I}]$
- VL can be anytfing from 0 to $\mathcal{M V L}$
- How do you code an application where the vector length is not known until run-time?


## Vector Code Example

| $\mathrm{Y}[0: 63]=\mathrm{Y}[0: 653]+\mathrm{a*} \mathrm{X}[0: 63]$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 64 element SAXPY: scalar |  |  | 64 element SAXPY: vector |  |  |
|  | LD | R0, a | LD | R0, a | \#load scalar a |
|  | ADDI | R4, Rx, \#512 | VLD | $\mathrm{V} 1, \mathrm{Rx}$ | \#load vector X |
| loop: | LD | $\mathrm{R} 2,0$ (Rx) | VMUL.SV | V2,R0, V1 | \#vector mult |
|  | MULTD | R2,R0,R2 | VLD | v3, Ry | \#load vector Y |
|  | ADDD | R4, R2, R4 | VADD.VV | V4, v2, v3 | \#vector add |
|  | SD | R4, 0 (Ry) | vST | Ry, V4 | \#store vector Y |
|  | ADDI | Rx, Rx, \#8 |  |  |  |
|  | ADDI | Ry, Ry, \#8 |  |  |  |
|  | SUB | R20, R4, Rx |  |  |  |
|  | BNZ | R20, loop |  |  |  |

## Strip Mining

- Suppose application vector lengt $\sqrt{ }>\operatorname{MVL}$
- Strip mining
- Generation of a loop that handles MVLelements per iteration
- A set operations on $\mathcal{M} \mathcal{L}$ elements is translated to a single vector instruction
- Example: vector saxpy of $\mathfrak{N}$ elements
- First loop fandles ( $\mathcal{N}$ mod $\mathcal{M V L}$ ) elements, the rest fandle $\mathcal{M V L}$
$\mathrm{VL}=(\mathrm{N} \bmod \mathrm{MVL}) ; \quad / / \operatorname{set} \mathrm{VL}=\mathrm{N} \bmod \mathrm{MVL}$
for ( $\mathrm{I}=0 ; \mathrm{I}<\mathrm{VL} ; \mathrm{I}++$ ) $/ / 1^{\text {st }}$ loop is a single set of $\mathbf{Y}[I]=A * X[I]+Y[I]$; // vector instructions
low $=(\mathrm{N} \bmod \mathrm{MVL})$;
$\mathrm{VL}=\mathrm{MVL}$;
(I=low; $I<N ; I++$ ) $/ / 2^{\text {nd }}$ loop requires $N / M V L$
$\mathrm{Y}[\mathrm{I}]=\mathrm{A} * \mathrm{X}[\mathrm{I}]+\mathrm{Y}[\mathrm{I}] ; \quad / /$ sets of vector instructions

Other Features for $\operatorname{Multimedia}$

- Support for fixed-point aritfmetic
- Saturation, rounding-modes etc
- Permutation instructions of vector registers
- For reductions and $\mathcal{F F T} s$
- Not general permutations (too expensive)
- Example: permutation for reductions
- Move $2^{\text {nd }}$ half a a vector register into another one
- Repeatedly use with vadd to execute reduction
- Vector length halved after each step


Optimization 1: Chaining

- Suppose:
vmul.vv v1,v2,v3
vadd.vv V4, v1, v5 \# RAW hazard
- Chaining
- Vector register $\left(\mathcal{V}_{1}\right)$ is not as a single entity 6 ut as a group of individual registers
- Pipe line forwarding can work on individual vector elements
- Flexible chaining: allow vector to chain to any other active vector operation $=>$ more read/write ports

Unchained



- VL=16, 4 lanes, 2 FUls, 1 LS U, chaining $>12$ ops $/$ cycle
- Iust one new instruction issued per cycle!!!!!

Vector Arcfitecture State



- Elements for vector registers interleaved across the lanes
- Each lane receives identical control
- Multiple element operations executed per cycle
- Modular, scalable design
- No need for inter-lane communication for most vector instructions

Optimization 3: Conditional Execution

- Suppose you want to vectorize this: for ( $I=0 ; \quad I<N ; I++$ )
if (A[I]!= B[I]) A[I] -= B[I];
- Solution: vector conditional execution
- Add vector flag registers with single-6it elements
- Ulse a vector compare to set the a flag register
- Ulse flag register as mask controlfor the vector sub
- Addition executed only for vector elements with corresponding flag element set
- Vector code
vld $v 1$, Ra
vid
$\mathrm{v} 2, \mathrm{Rb}$
\# vector compare
vsub.vv V3, V2, v1, F0 \# conditional vadd
vst v3, Ra

Two Ways to Vectorization

- Inner loop vectorization
- Think of machine as, say, 32 vector registers each with 16 elements
- 1 instruction updates 32 elements of 1 vector register
- Good for vectorizing single-dimension arrays or regular Kernels (e.g.saxpy)
- Outer loop vectorization
- Think of machine as 16 "virtual processors" (VPs)
each with 32 scalar registers! (-multithreaded processor)
- 1 instruction updates 1 scalar register in $16 \mathcal{V} P_{s}$
- Good for irregular kernels or kernels with loop-carried dependences in the inner loop
- These are just two compiler perspectives
- The hardware is the same for both

Outer-Loop Example (1)

```
// Matrix-matrix multiply
// sum a[i][t] * b[t][j] to get c[i][j]
for (i=1; i<n; i++)
    for (j=1; j<n; j++)
        sum = 0;
            for (t=1; t<n; t++)
            f sum += a[i][t] * b[t][j]; // loop-carried
            c[i][j] = sum;
        }
}
```

Designing a Vector Processor

- Changes to scalar core
- How to pick the maximum vector length?
- How to pick the number of vector registers?
- Context switch overfead?
- Exce ption handling?
- Masking and flag instructions?

How to Pick Max. Vector Length?

- Vector length $\Rightarrow$ Keep all VFFIs busy:
- Vector length $>\frac{(\# \text { (anes) } x(\# \text { VFUls })}{\# \text { Vector instr. issued/cycle }}$
- Notes:
- Single instruction issue is always the simplest
- Don't forget you have to issue some scalar instructions as well

Outer-Loop Example (2)

```
// Outer-loop Matrix-matrix multiply:
    sum a[i][t] * b[t][j] to get c[i][j]
    32 elements of the result calculated in parallel
    with each iteration of the j-loop (c[i][j:j+31])
for (i=1; i<n; i++) { each iteration of the j-loop (c[i][j:j+31])
for (j=1; j<n; j+=32) { // loop being vectorized
    sum[0:31] = 0; 位,
    for (t=1; t<n; t++) {
        ascalar = a[i][t]; // scalar load
        bvector[0:31] = b[t][j:j+31]; // vector load
        prod[0:31] = b_vector[0:31]*ascalar; // vector mul
        prod[0:31] += prod[0:31]; // vector add
        }
    c[i][j:j+31] = sum[0:31]; // vector store
}
```

    Changes to Scalar Processor
    - Decode vector instructions
- Send scalar registers to vector unit (vector-scalar ops)
- Synchronization for results backfrom vector register, including exceptions
- Things that don't run in vector don't have figh $I L \mathcal{L}$, so can make scalar CPCl simple


## How to Pick $\mathfrak{M a x}$ Vector Length?

- Longer good because:
- Lower instruction bandwidt $h$
- If know max length of app. is <max vector length, no strip mining ove rhead
- Tiled access to memory reduce scalar processor memory Gandwidth needs
- Better spatial locality for memory access
- Longer not mucfikelp because:
- Diminisfing returns on overhead savings as keep doubling number of elements
- Need natural app. vector length to match physical
register length, or no help
- Area for multi-ported register file

How to Pick \# of Vector Registers?

- More vector registers:
- Reduces vector register "spills" (save/restore)
- Aggressive scheduling of vector instructions: Getter compiling to take advantage of $I \mathcal{L P}$
- Fewer
- $\mathcal{F e}$ wer 6 its in instruction format (usually 3 fields)
- 32 vector registers are usually enough

Exception $\mathcal{H}$ andling: Aritfmetic

- Aritfimetic traps are fiard
- Precise interrupts $=>$ large performance loss
- Multime dia applications don't care much about arithmetic traps anyway
- Alternative model
- Store exception information in vector flag registers
- A set flag bit indicates that the corresponding element operation caused an exception
- Software inserts trap Garrier instructions from $S \mathcal{W}$ to check the flag bits as needed
- IEEE floating point requires 5 flag registers (5 types of traps)

Context Switch Overfead?

- The vector register file holds a fuge amount of architectural state
- To expensive to save and restore all on each context switch
- Extra dirty bit per processor
- If vector registers not written, don't need to save on context switch
- Extra valid bit per vector register, cleared on process start
- Don't need to restore on context switch until needed
- Extratip:
- Save/restore vector state only if the new context needs to issue vector instructions

Exception $\mathcal{H}$ andling: Page Faults

- Page faults must be precise
- Instruction page faults not a problem
- Data page faults farder
- Option 1: Save/restore internal vector unit state - Freeze pipeline, (dump all vector state), fix fault, (restore state and) continue vector pipeline
- Option 2: expand memory pipeline to checkall
addresses before send to me mory
- Requires address and instruction buffers to avoid stalls during address checks
- On a page.fault on only needs to save state in those Guffers
- Instructions that have cleared the buffer can be allowed to complete

Exception Handling: Interrupts

- Interrupts due to externalsources
- I/O, timers etc
- Handled by the scalar core
- Should the vector unit be interrupted?
- Not immediately (no context switch)
- Only if it causes an exception or the interrupt handler needs to execute a vector instruction

Vector Power Consumption

- Can trade-off paralle lism for power
- Power $=\mathcal{C}^{*} \mathcal{V} d d^{2}{ }^{*} f$
- If we double the lanes, peak performance doubles
- Halving frestores peak performance but also allows halving of the Vdd
- Powe $r_{\text {new }}=(2 \mathcal{C})^{*}(\mathcal{V} d d / 2)^{2 *}(f / 2)=$ Powe $r / 4$
- Simpler logic
- Replicated control for all lanes
- No multiple issue or dynamic execution logic
- Simpler to gate clocks
- Each vector instruction explicitly descriges all the resources it needs for a number of cycles
- Conditional execution leads to further savings

Why Vectors for Multimedia?

- Natural match to paralle lism in multimedia
- Vector operations with VL the image or frame width
- Easy to efficiently support vectors of narrow data types
- High performance at low cost
- Multiple ops/cycle while issuing 1 instr/cycle
- Multiple ops/cycle at low power consumption
- Structured access pattern for registers and memory
- Scalable
- Get figher performance by adding lanes without architecture modifications
- Compact code size
- Describe $\mathfrak{N}$ (operations with 1 short instruction (v.VLIW)
- Predictable performance
- No need for caches, no dynamic execution
- Mature, developed compiler technology
$\mathcal{A}$ Vector Media-Processor: VIRAM

$\mathcal{F F T}$ (1)


Comparison with SIMD

- More scalable
- Can use double the amount of $\mathcal{H} \mathcal{W}$ (datapaths/registers) without modifying the architecture or increasing instruction issue band width
- Simpler fiardware
- A simple scalar core is enough
- Multiple operations per instruction
- Full support for vector loads and stores - No overfead for alignment or data width mismatch
- Mature compiler tecfinology
- Although language problems are similar..
- Disadvantages
- Complexity of exception model
- Out of faskion...


## Performance Comparison

|  | VIRAM | MMX |
| :--- | :---: | :---: |
| IDCT | 0.75 | $3.75(5.0 x)$ |
| Color Conversion | 0.78 | $8.00(10.2 \mathrm{x})$ |
| Image Convolution | 1.23 | $5.49(4.5 \mathrm{x})$ |
| QCIF (176x144) | 7.1 M | $33 \mathrm{M}(4.6 \mathrm{x})$ |
| CIF (352x288) | 28 M | $140 \mathrm{M}(5.0 \mathrm{x})$ |

- QCIF and CIF numbers are in clockcycles per frame
- All other numbers are in clock cycles per pixel
- $\operatorname{MM} X$ results assume no first levelcache misses



## SIMD Summary

- $\mathcal{N}$ (arrow vector extensions for GPPs
- 646 or 1286 registers as vectors of 326,166, and 86 elements
- Based on sub-word paralle lism and partitioned datapaths
- Instructions
- Packed fixed- and floating-point, multiply-add, reductions
- Pack, unpack, permutations
- Limited memory support
- 2x to $4 \chi$ performance improvement over base architecture
- Limited by memory bandwidth
- Difficult to use (no compilers)

Vector Summary

- Alternative modelfor explicitly expressing data paralle lis m
- If code is vectorizable, then simpler hardware, more power efficient, and better real-time model than out-of-order machines with $\mathcal{S} I \mathcal{M D}$ support
- Design issues include number of lanes, number of functional units, number of vector registers, length of vector registers, exception handling, conditional operations
- Will multime dia popularity revive vector architectures?

