CS252 Graduate Computer Architecture

Lecture 17: ILP and Dynamic Execution #2: Branch Prediction, Multiple Issue

March 23, 2001 Prof. David A. Patterson Computer Science 252 Spring 2001

Review Tomasulo

- Reservations stations: *implicit register renaming* to larger set of registers + buffering source operands Prevents registers as bottleneck

 - Avoids WAR, WAW hazards of Scoreboard
 Allows loop unrolling in HW
- Not limited to basic blocks (integer units gets ahead, beyond branches)
- · Today, helps cache misses as well Don't stall for L1 Data cache miss (insufficient ILP for L2 miss?)
- Lasting Contributions
 - Dynamic scheduling
 - Register renaming
- Load/store disambiguation

3/23/01

360/91 descendants are Pentium III; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264

CS252/Pattersor Lec 17.2

CS252/Pattersor Lec 17.4

CS252/Patter

Tomasulo Algorithm and Branch Prediction

- · 360/91 predicted branches, but did not speculate: pipeline stopped until the branch was resolved
 - No speculation; only instructions that can complete
- Speculation with Reorder Buffer allows execution past branch, and then discard if branch fails

7 Branch Prediction Schemes

• 1-bit Branch-Prediction Buffer

Tournament Branch Predictor

Return Address Predictors

Branch Target Buffer

2-bit Branch-Prediction Buffer

Correlating Branch Prediction Buffer

Integrated Instruction Fetch Units

just need to hold instructions in buffer until branch can commit

3/23/01

•

.

•

.

.

3/23/01

CS252/Patterson Lec 17.3

CS252/Patterson Lec 17.1

Case for Branch Prediction when Issue N instructions per clock cycle

- Branches will arrive up to n times faster in an n-issue processor
- Amdahl's Law => relative impact of the control stalls will be larger with the lower potential CPI in an n-issue processor

3/23/01

Dynamic Branch Prediction

- Performance = f(accuracy, cost of misprediction)
- Branch History Table: Lower bits of PC address index table of 1-bit values Says whether or not branch taken last time
 - No address check (saves HW, but may not be right branch)
- Problem: in a loop, 1-bit BHT will cause
 2 mispredictions (avg is 9 iterations before exit): - End of loop case, when it exits instead of looping as before
- First time through loop on *next* time through code, when it predicts *exit* instead of looping
- Only 80% accuracy even if loop 90% of the time

3/23/01

Page 1

3/23/01

CS252/Patterson Lec 17.5



Accuracy of Different Schemes (Figure 3.15, p. 257)



Predicated Execution



Re-evaluating Correlation

• Several of the SPEC benchmarks have less than a dozen branches responsible for 90% of taken branches:

branch %	static	# = 90%
14%	236	13
<u>25%</u>	<u>494</u>	<u>5</u>
15%	9531	2020
10%	5598	532
13%	17361	3214
	branch % 14% <u>25%</u> 15% 10% 13%	branch % static 14% 236 25% 494 15% 9531 10% 5598 13% 17361

- Real programs + OS more like gcc
- Small benefits beyond benchmarks for correlation? problems with branch aliases?

3/23/01

CS252/Pattersor Lec 17.10

Administratrivia

- Project meetings on Wednesday
 - Lots of interesting projects
 - A few a little behind, need to catchup soon and meet again
- · Spring Break next week
- · When return, 3rd (last) Homework on Ch 3

Tournament Predictors

- · Motivation for correlating branch predictors is 2-bit predictor failed on important branches; by adding global information, performance improved
- Tournament predictors: use 2 predictors, 1 based on global information and 1 based on local information, and combine with a selector
- Hopes to select right predictor for right branch



CS252/Patterson Lec 17.13

Tournament Predictor in Alpha 21264

- 4K 2-bit counters to choose from among a global predictor and a local predictor
- Global predictor also has 4K entries and is indexed by the history of the last 12 branches; each entry in the global predictor is a standard 2-bit predictor 12-bit pattern: ith bit 0 => ith prior branch taken; ith bit 1 => ith prior branch taken;
- · Local predictor consists of a 2-level predictor:
 - Top level a local history table consisting of 1024 10-bit entries; each 10-bit entry corresponds to the most recent 10 branch outcomes for the entry. 10-bit history allows patterns 10 branches to be discovered and predicted.
 - Next level Selected entry from the local history table is used to index a table of 1K entries consisting a 3-bit saturating counters, which provide the local prediction
- Total size: 4K*2 + 4K*2 + 1K*10 + 1K*3 = 29K bits! (~180,000 transistors) CS252/Patterson Lec 17.15

3/23/0

3/23/01







3/23/01

3/23/0

CS252/Pattersor Lec 17.16

CS252/Patterso Lec 17.14



Need Address at Same Time as Prediction

- Branch Target Buffer (BTB): Address of branch index to get
 prediction AND branch address (if taken)
 - Note: must check for branch match now, since can't use wrong branch address (Figure 3.19, p. 262)



Special Case Return Addresses

- Register Indirect branch hard to predict address
- SPEC89 85% such branches for procedure return
- Since stack discipline for procedures, save return address in small buffer that acts like a stack: 8 to 16 entries has small miss rate

Pitfall: Sometimes bigger and dumber is better

- · 21264 uses tournament predictor (29 Kbits)
- Earlier 21164 uses a simple 2-bit predictor with 2K entries (or a total of 4 Kbits)
- SPEC95 benchmarks, 21264 outperforms
 21264 avg. 11.5 mispredictions per 1000 instructions
 21164 avg. 16.5 mispredictions per 1000 instructions
- Reversed for transaction processing (TP) !
 21264 avg. 17 mispredictions per 1000 instructions
 21164 avg. 15 mispredictions per 1000 instructions
- TP code much larger & 21164 hold 2X branch predictions based on local behavior (2K vs. 1K local predictor in the 21264)

3/23/01

3/23/01

Getting CPI < 1:

Issuing Multiple Instructions/Cycle

 Vector Processing: Explicit coding of independent loops as operations on large vectors of numbers
 – Multimedia instructions being added to many processors

 Superscalar: varying no. instructions/cycle (1 to 8), scheduled by compiler or by HW (Tomasulo)
 IBM PowerPC, Sun UltraSparc, DEC Alpha, Pentium II1/4

• (Very) Long Instruction Words (V)LIW: fixed number of instructions (4-16) scheduled by

- fixed number of instructions (4-16) scheduled by the compiler; put ops into wide templates (TBD) - Intel Architecture-64 (IA-64) 64-bit address
- » Renamed: "Explicitly Parallel Instruction Computer (EPIC)" Will discuss in 2 lectures
- Anticipated success of multiple instructions lead to Instructions Per Clock_cycle (IPC) vs. CPI

CS252/Patterson Lec 17.23

CS252/Patterson Lec 17.21

Dynamic Branch Prediction Summary

- Prediction becoming important part of scalar execution
- Branch History Table: 2 bits for loop accuracy
- Correlation: Recently executed branches correlated with next branch.
 - Either different branches
- Or different executions of same branches
- Tournament Predictor: more resources to competitive solutions and pick between them
- Branch Target Buffer: include branch address & prediction
- Predicated Execution can reduce number of
- branches, number of mispredicted branches Return address stack for prediction of indirect
- jump

3/23/01

CS252/Pattersor Lec 17.22

CS252/Patters Lec 17.24

CS252/Patters Lec 17.20

Getting CPI < 1: Issuing Multiple Instructions/Cycle

•	Superscalar MIPS: 2 instructions, 1 FP & 1 anything - Fetch 64-bits/clock cycle; Int on left, FP on right - Can only issue 2nd instruction if 1st instruction issues - More ports for FP registers to do FP load & FP op in a pair								
	Туре	Pipe S	tages						
	Int. instruction	1 F	ID	EΧ	MEM	WB			
	FP instruction	1 F	ID	EX	MEM	WB			
	Int. instruction		I F	ID	ΕX	MEM	WB		
	FP instruction		I.F	ID	EX	MEM	WB		
	Int. instruction			IF	ID	EΧ	MEM	WB	
	FP instruction			IF.	ID	EX	MEM	WB	
•	1 cycle load c - instruction in rig	lelay ght hai	expa f can'i	nds use	to 3 it, nor	instru	ructions	o <mark>ns in</mark> in next	SS slot

Page 4

3/23/01

Multiple Issue Issues

- issue packet: group of instructions from fetch unit that could potentially issue in 1 clock
 - If instruction causes structural hazard or a data hazard either due to earlier instruction in execution or to earlier instruction in issue packet, then instruction does not issue - O to N instruction issues per clock cycle, for N-issue
- Performing issue checks in 1 cycle could limit clock cycle time: O(n2-n) comparisons
 - => issue stage usually split and pipelined
 - 1st stage decides how many instructions from within this packet can issue, 2nd stage examines hazards among selected instructions and those already been issued

 - => higher branch penalties => prediction accuracy important

CS252/Patterson Lec 17.25

Multiple Issue Challenges

- While Integer/FP split is simple for the HW, get CPI of 0.5 only for programs with:
- Exactly 50% FP operations AND No hazards If more instructions issue at same time, greater difficulty of decode and issue:
 - Even 2-scalar => examine 2 opcodes, 6 register specifiers, & decide if 1 or 2 instructions can issue; (N-issue $-O(N^2-N)$ comparisons)
 - Register file: need 2x reads and 1x writes/cycle Rename logic: must be able to rename same register multiple times in one cycle! For instance, consider 4-way issue:

add	rl,	r2, r3		add pll,	p4, p7
sub	r4,	r1, r2	⇒	sub p22,	p11, p4
Lw	r1 ,	4(r4)		lw p23,	4(p22)
add	r5,	<mark>r1</mark> , r2		add p12,	p23, p4

- I magine doing this transformation in a single cycle!
- Result buses: Need to complete multiple instructions/cycle
 » So, need multiple buses with associated matching logic at every reservation station.
- » Or, need multiple forwarding paths

CS252/Pattersor Lec 17.26

Dynamic Scheduling in Superscalar The easy way

- · How to issue two instructions and keep in-order instruction issue for Tomasulo?
 - Assume 1 integer + 1 floating point
 - 1 Tomasulo control for integer, 1 for floating point
- $\boldsymbol{\cdot}$ Issue 2X Clock Rate, so that issue remains in order · Only loads/stores might cause dependency between
- integer and FP issue:
 - Replace load reservation station with a load queue
 - operands must be read in the order they are fetched
- Load checks addresses in Store Queue to avoid RAW violation
- Store checks addresses in Load Queue to avoid WAR.WAW

3/23/01

3/23/01

3/23/01

CS252/Patterson Lec 17.27

Register renaming, virtual registers versus Reorder Buffers

- · Alternative to Reorder Buffer is a larger virtual set of registers and register renaming
- Virtual registers hold both architecturally visible registers + temporary values
- replace functions of reorder buffer and reservation station · Renaming process maps names of architectural
- registers to registers in virtual register set Changing subset of virtual registers contains architecturally visible registers
- · Simplifies instruction commit: mark register as no longer speculative, free register with old value
- · Adds 40-80 extra registers: Alpha, Pentium,... Size limits no. instructions in execution (used until commit)

3/23/01

3/23/0

CS252/Pattersor Lec 17.28

How much to speculate?

- Speculation Pro: uncover events that would otherwise stall the pipeline (cache misses)
- Speculation Con: speculate costly if exceptional event occurs when speculation was incorrect
- Typical solution: speculation allows only low-cost exceptional events (1st-level cache miss)
- When expensive exceptional event occurs, (2nd-level cache miss or TLB miss) processor waits until the instruction causing event is no longer speculative before handling the event
- Assuming single branch per cycle: future may speculate across multiple branches!

Limits to ILP

- Conflicting studies of amount
 - Benchmarks (vectorized Fortran FP vs. integer C programs) - Hardware sophistication
 - Compiler sophistication
- How much ILP is available using existing mechanisms with increasing HW budgets?
- · Do we need to invent new HW/SW mechanisms to keep on processor performance curve?
 - Intel MMX, SSE (Streaming SIMD Extensions): 64 bit ints
 - Intel SSE2: 128 bit, including 2 64-bit Fl. Pt. per clock
 - Motorola AltaVec: 128 bit ints and FPs
 - Supersparc Multimedia ops, etc.

CS252/Patter

3/23/01

CS252/Patterso Lec 17.29

Limits to ILP

Initial HW Model here; MIPS compilers.
Assumptions for ideal/perfect machine to start:

Register renaming - infinite virtual registers
all register WAW & WAR hazards are avoided
Branch prediction - perfect; no mispredictions
Jump prediction - all jumps perfectly predicted
& 3 => machine with perfect speculation & an unbounded buffer of instructions available
Memory-address alias analysis - addresses are known & a store can be moved before a load provided addresses not equal

Also:

3/23/01

unlimited number of instructions issued/clock cycle; perfect caches; 1 cycle latency for all instructions (FP *,/);

CS252/Pattersor Lec 17.31











How to Exceed ILP Limits of this study?

- WAR and WAW hazards through memory: eliminated WAW and WAR hazards through register renaming, but not in memory usage
- Unnecessary dependences (compiler not unrolling loops so iteration variable dependence)
- · Overcoming the data flow limit: value prediction, predicting values and speculating on prediction
- Address value prediction and speculation predicts addresses and speculates by reordering loads and stores; could provide better aliasing analysis, only need predict if addresses =

3/23/01

	SPEC 2	000 Perfo	rmance 3/	2001 Sour	ce: Microj	processor	Report, w	vw.MPRonlin	e.com
intile .	Alpha	AMD	HF.	EH.	ansel .	Annual .	10PS	Sun	Sat
him or Herband	Alpha ES49 Medel 6	AMD GA-72M	HP9008	#5/6890 44P-170	0.1	5X 3.6	pg: 3200	Sun Enterpris etile	Sun Black 10
de Rafa	R2GMHq_	12011	552018	4509842	1946	1,564	ABOWIE	4800010	\$900HEH
mai Carne	1940	Mo no-	NUNE	EMD -	hine	None	914.2	1014	194
Sub-	Dic.	104	306	200	545	20.8	210	100	200
apr .	425	19.2	411	185	204	127	201	212	100
and and	441	100	10.2	454	754	100	441	126	47.4
and the	1000	1000	111	104	414	18.7	100	105	1000
CONTRY	HO	100	100	125	367	477	201	217	912
	6.65	1000	255	280	1000	15.0	240	209	1000
(eritaria	- 6.00	7/3	406	2.15	614	2008	244	242	- 467
200	365	10.0	209	256	442	/06	204	121	1000
vortee	672	0/8	- 764	342	212	29.5	204	204	591
English .	.560	2/4	344	358	364	405	.314	207	: 509
two#1	658	7/18	479	444	384	2X 4011.	6X 👘	240	473
Dirt base2008	5.18	1968	-417	286	404	39.4	321	225	418
wagni de	529	360	340	360	411	75.0	261	264	- 497
SWERE .	1.558	-506-	761	379	495	1,344	300	785	792
regrid	.580	272	462	319		558	231	226	- 577
apple.	- 424	208	- 663	127	283	641	217	160	231
/INICA	178	903	300	8,003	941	50.0	289	278	- 264
de de la	- 104	798	1000	1414	- 48	247	140	100	5,284
at .	1.010	213	415	5414	-10	14	100	100	0490
Page 1 and 1	400	414	21.8	262	507	10.4	411	144	218
/ BODINES	484	224	220	337	267	-01	111		114
Lances.	131	257	110	784	543	204	20.0	213	264
Decid d	100	2.5	1000	241	100	104	100	and a	1000
sisterii.	140	256	758	234	120	197	100	1199	274
-	848	278	1000	249	371 .	7X	204	100	COLUMN TWO IS NOT

Workstation Microprocessors 3/2001

Protessol	A1014	AVD	HP DOOD	Print all	Intel Dection III	Detel .	MPS BOOM	Set	
Clock Rate	013990	52GHz	252AHt	4585840	1.004	1.304	-400AVIU	-400WHtr	. 980
Cache 0/IDv1.20	548/540	646/640/1580	572401MA	3290/6480	168/1690/2568	126/64/2564	326/326	TOK/16K	324
bone flebt	4 1147	3 plic inte	4 104	4 8540	3 x86 mit	14905	4 88.00	4 0140	1
Npoline Stepso	T/9 stepes	9/11 stages	7.79 shapped	7/6 shapes	12/14 skipm	22/24 years	6 steps	679 viaces	14/15
Out of Order	50 in obr	73(05)	56 kehr	12 iroli	40 80%	126 8025	45 818	None	N N
Bomanie mass	-08/017	36/36	56 InCal	18.85/24 \$2	AD total	128 fatal	51(32	None	n
Reff Endrice	4K×5-28	4Ex2-bit	2K×3-bk	2K x 2-bit	818-01	-4K×3-18	3K×2-3能	112×2-6t	1000
TLB Enkles	128/128	290/288	120 unified	118/118	321 (680	12841980	64 united	64164D	1264
Mannary IL/W	2.8658.5	21584	154CBA	16684	1.DECEA	8.2CRN	STRAIL.	19584	4.5
Package	CPCA-SRK	PGA-362	1.64-644	6CC-1088	PGA-870	PEA-DIS	CPG.8-537	CLEA-Y87	1868
IC Process	D.TR. OA	LINA	0.35a JML	DJA: 01	-0.11W-6M	0.184 6M	0.7%# 4V	0.284 MM	0.10
Dio Siau	115447	1779/001	4770#7	1651911	108/m/m²	2376807	2044907	128.997	211
Transistors	15.4 raliot	37 million	\$30 million	22 million	Jermilion	42 milliont	7.27mBion	3.8 million	391
ist mig cost*	\$190	560	\$120	5110	\$39	\$110	\$125	\$20	1.3
Power(Max)	75%*	2609	68W*	36M*	31W	BSWITDP1	39%*	2800*	6
a state and the	1.00.00 A	10078-0010	10.070.000	4.000.000	10.000.000L	4.000.00.00	10.000.0000	1000.0	

· Max issue: 4 instructions (many CPUs) Max rename registers: 128 (Pentium 4) Max BHT: 4K x 9 (Alpha 21264B), 16Kx2 (Ultra III) Max Window Size (OOO): 126 intructions (Pent. 4) Max Pipeline: 22/24 stages (Pentium 4)

3/23/01 Source: Microprocessor Report, www.MPRonline.com

If time permits: "A Language for Describing Predictors and its Application to Automatic Synthesis", by Emer and Gloy

- · What was dynamic branch mechanisms they looked at?
- · How did they explore space?
- · Did they improve upon current practice?
- · How was did they choose between options?

3/23/01

CS252/Pattersor Lec 17.40

CS252/Pattersor Lec 17.38

Conclusion

- 1985-2000: 1000X performance
- Moore's Law transistors/chip => Moore's Law for Performance/MPU Hennessy: industry been following a roadmap of ideas known in 1985 to exploit Instruction Level Parallelism and (real) Moore's Law to get 1.55X/year - Caches, Pipelining, Superscalar, Branch Prediction, Out-of-order execution, ...
- ILP limits: To make performance progress in future need to have explicit parallelism from programmer vs. implicit parallelism of ILP exploited by compiler, HW? Otherwise drop to old rate of 1.3X per year?
 Less than 1.3X because of processor-memory performance gap?
- Impact on you: if you care about performance, better think about explicitly parallel algorithms vs. rely on ILP?

3/23/01

CS252/Patterso Lec 17.41

CS252/Patterson Lec 17.37