# CS 252 <br> Graduate Computer Arcfitecture <br> Lecture 17: <br> I $\mathcal{P}$ and Dynamic Execution \# 2: Branch Prediction, Multiple Issue 

March 23, 2001
Prof. David A. Patterson
Computer Science 252
Spring 2001

## Tomasulo $\mathcal{A l g o r i t h m}$ and $\mathcal{B r a n c h}$ Prediction

- 360/91 predicted 6ranches, 6ut did not speculate: pipeline stopped until the branch was resolved
- No speculation; only instructions that can complete
- Speculation with Reorder Buffer allows execution past branch, and then discard if branch fails
- just need to hold instructions in buffer until branch can
commit


## Revie w Tomasulo

- Reservations stations: implicit register renaming to Carger set of registers + buffering source operands - Prevents registers as bottleneck
- Avoids $\mathcal{W A R} \mathcal{W A} \mathcal{W}$ hazards of Scoreboard
- Allows loop unrolling in $\mathcal{H} W$
- Not limited to basic 6locks (integer units gets afiead, beyond branches)
- Today, felps cache misses as well
- Don't stall for $L 1$ Data cacke miss (insufficient ILP for $L 2$ miss?)
- Lasting Contributions
- Dynamic scheduling
- Register renaming
- Load/store disambiguation
- 360/91 descendants are Pentium III; PowerPC 604; $\mathcal{M I P S}$ R10000; $\mathcal{H}$ P. PA 8000; Alpfa 21264
- Branches will arrive up to $n$ times faster in an $n$-issue processor
- Amdafil's Law $=>$ relative impact of the control stalls will be larger with the lower potential CPI in an $n$-issue processor
- Performance $=f($ accuracy, cost of misprediction)
- Branch History Table: Lower bits of PC address index table of 1 - 6 it values
-Says whether or not branch taken last time
- No address check (saves $\mathscr{H}$, but may not be right branch)
- Pro6lem: in a loop, 1-6it $\mathcal{B H} \mathcal{T}$ will cause

2 mispredictions (avg is 9 iterations before exit):

- End of loop case, when it exits instead of looping as before
- first time through loop on next time through code, when it
predicts exit instead of looping
- Only $80 \%$ accuracy even if loop $90 \%$ of the time


## Dynamic Branch Prediction

(gim Smith, 1981)

- Solution: 2-6it scheme where change prediction only if get misprediction twice: (Figure 3.7, p. 249)

- Green: go, taken
- Adds hysteresis to decision making process


## Correlating Branches

Idea: taken/not
taken of recently executed branches is related to Gehavior of next branch (as well as the history of that branch befavior)

- Then Gefiavior of recent Granches selects
branches selects
between, say, 4
predictions of next
branch, updating just
branch, upating
that prediction
- $(2,2)$ predictor: 2-6it global, 2-6it local


Accuracy of $\underset{\text { (sigure } 3.15, p .257)}{ } \operatorname{Different}$ Schemes


## Predicated Execution

- Avoid branch prediction by turning branches into conditionally executed instructions: if $(x)$ then $\mathcal{A}=\mathcal{B}$ op $C$ else $\mathcal{N O P}$
- If false, then neither store result nor cause exception - Expanded ISA of Alpfia, MIPS, PowerPC, SPARC have conditional move; PA.RISC can annul any following instr.
- IA. 64: 64 1-6it condition fields selected so conditional execution of any instruction
- This transformation is called "if-conversion"

Drawbacks to conditional instructions
-Still takes a clock even if "annulled"

- Stall if condition evaluated late
- Complex conditions reduce effectiveness, condition becomes known late in pipeline


## Re-evaluating Correlation

- Several of the SPEC Genchmarks have less than a dozen branches responsible for $90 \%$ of taken branches:

| program | 6ranch $\%$ | static | $\#=90 \%$ |
| :--- | ---: | ---: | ---: |
| compress | $14 \%$ | 236 | 13 |
| eqntott | $25 \%$ | 494 | $\underline{5}$ |
| gcc | $15 \%$ | 9531 | 2020 |
| mpeg | $10 \%$ | 5598 | 532 |
| realgcc | $13 \%$ | 17361 | 3214 |

- Real programs + OS more like gcc
- Small benefits beyond benchmarks for correlation? problems with branch aliases?


## $\mathcal{B H} \mathcal{T}$ Accuracy

- Mispredict because either:
- Wrong guess for that branch
- Got branch history of wrong branch when index the table
- 4096 entry table programs vary from $1 \%$ misprediction (nasa7, tomcatv) to $18 \%$ (eqntott), with spice at $9 \%$ and gcc at $12 \%$
- For S PEC92,

4096 about as good as infinite table

## Administratrivia

- Project meetings on Wednesday
- Lots of interesting projects
- A few a little behind, need to catchup soon and meet again
- Spring Break next week
- When return, 3 rd (Last) Homework on Ch 3

Tournament Predictor in Alpfia 21264

- $4 \mathcal{K} 2$-6it counters to choose from among a global predictor and a local predictor
- Global predictor also has $4 \mathcal{K}$ entries and is indexed by the fistory of the last 12 branches; each entry in the global predictor is a standard 2-bit predictor

- Local predictor consists of a 2-Level predictor:
- Top level a local history table consisting of 1024 10.6it entries; each 10-6it entry corresponds to the most recent
10 Granch outcomes for the entry. 10. 6it fistory allows 10 branch outcomes for the entry. 10-6it history
patterns 10 Granches to be discovered and predicted.
- Next level Selected entry from the local history table is

Next level Selected entry from the local history table is
used to index a table of $1 \mathcal{K}$ entries consisting a 3.bit saturating counters, which provide the local prediction

- Total size: $4 \mathcal{K}^{*} 2+4 \mathcal{K}^{*} 2+1 \mathcal{K}^{*} 10+1 \mathcal{K}^{*} 3=29 \mathcal{K}$ 6its! ( $\sim 180,000$ transistors)

Accuracy of Branch Prediction


## Tournament Predictors

- Motivation for correlating Granch predictors is 2. 6it predictor failed on important branches; by adding global information, performance improved
- Tournament predictors: use 2 predictors, 1 based on global information and 1 based on local information, and combine with a selector
- Hopes to select right predictor for right Granch
of predictions from local predictor in Tournament Prediction Scheme



## Need Address at Same $\mathcal{T}$ ime as Prediction

- Branch Target Buffer (BTB): Address of Granch index to get prediction $\mathcal{A X N}(\mathcal{D}$ branch address (if taken) - Note: must check for branch match now, since can't use wrong branch address


Pitfall: Sometimes bigger and dumber is better

- 21264 uses tournament predictor (29 Kbits)
- Earlier 21164 uses a simple 2-6it predictor with $2 \mathcal{K}$ entries (or a total of 4 Kbits)
- SPEC95 benchmarks, 21264 outperforms - 21264 avg. 11.5 mispredictions per 1000 instructions - 21164 avg .16 .5 mispredictions per 1000 instructions
- Reversed for transaction processing ( $\mathcal{T} \mathcal{P})$ !
-21264 avg .17 mispredictions per 1000 instructions
- 21164 avg. 15 mispredictions per 1000 instructions
- TP code much larger \& 21164 hold $2 X$ Granch predictions based on local befavior (2K $\mathcal{K}$ v. 1 K local predictor in the 21264)


## Getting CPI < 1:

Issuing Multiple Instructions/Cycle

- Vector Processing: Explicit coding of inde pendent loops as operations on large vectors of numbers
- Multimedia instructions being added to many processors
- Superscalar: varying no. instructions/cycle (1 to 8),
scheduled by compiler or by $\mathcal{H} \mathcal{W}$ (Tomasulo)
- IBM PowerPC, S un UltraSparc, $\mathcal{D E C}$ Alpha, Pentium III/4
- (Very) Long Instruction Words (V) $\mathcal{L} \mathcal{W}$ :
fixed number of instructions (4-16) scheduled by
the compiler; put ops into wide templates ( $\mathcal{T B D}$ )
-Intel Architecture-64 (IA-64) 64-6it address
"Renamed: "Explicitly Paralfel Instruction Computer (EPIC)" - Will discuss in 2 lectures
- Anticipated success of multiple instructions le ad to Instructions Per Clock_cycle (IPC) vs. CPI

Special Case Return Addresses

- Register Indirect branch hard to predict address
- SPEC89 85\% such branches for procedure return
- Since stack discipline for procedures, save return address in small buffer that acts like a stack: 8 to 16 entries has small miss rate


Dynamic Branch Prediction Summary

- Prediction becoming important part of scalar execution
- Branch History Table: 2 6its for loop accuracy
- Correlation: Recently executed branches correlated with next Granch.
- Either different branches
- Or different executions of same branches
- Tournament Predictor: more resources to competitive solutions and pick betwe en them
- Branch Target Buffer: include branch address \& prediction
- Predicated Execution can reduce number of Granches, number of mispredicted branches
- Return address stackfor prediction of indirect jump $\qquad$

$$
\text { Getting CPI }<1: \text { Issuing }
$$ Multiple Instructions/Cycle

- Superscalar $\mathcal{M I P S}$ : 2 instructions, $1 \mathcal{F P}$ \& 1 anytfing - Fetch 64-6its/clock cycle; Int on left, $\mathcal{F P}$ on right
- Can only issue 2 nd instruction if 1 st instruction issues
- More ports for $\mathcal{F P}$ registers to do $\mathcal{F P}$ load of $\mathcal{F P}$ op in a pair

Type
Pipe Stages
Int. instruction $\quad I \mathcal{F} \quad I \mathcal{D} \quad \mathcal{E X} \quad \mathcal{M E M} \quad \mathcal{W} \mathcal{B}$
$\mathcal{F P}$ instruction $\quad I \mathcal{F} \quad I \mathcal{D}$ EX $\operatorname{MEM} \quad \mathscr{W} \mathcal{B}$
$\begin{array}{lllllll}\text { Int. instruction } & I \mathcal{F} & I \mathcal{D} & \mathcal{E} X & \mathcal{M E M} & \mathcal{W}^{\mathcal{B}}\end{array}$
$\begin{array}{llllll}\mathscr{F} \text { instruction } & I \mathcal{F} & I \mathcal{D} & \text { EX } & \mathcal{M E M} & \mathcal{W} \mathcal{B}\end{array}$
$\begin{array}{lllllll}\text { Int. instruction } & I \mathcal{F} & I \mathcal{D} & \text { EX } & \mathcal{M E} \mathcal{M} & \mathcal{W} \mathcal{B}\end{array}$
$\mathcal{F P}$ instruction $\quad I \mathcal{F} \quad I \mathcal{D} \quad$ EX $\quad$ MEM $\quad$ WB

- 1 cycle load delay expands to 3 instructions in SS - instruction in right half can't use it, nor instructions in next slot

Multiple Issue Challenges

- While Integer $/ \mathcal{F}$ P split is simple for the $\mathcal{H} W$, get CPI of 0.5 only for programs with:
- Exactly $50 \%$ FP operations $\mathcal{A N D} \mathcal{D} \mathfrak{N}$ o hazards
- If more instructions issue at same time, greater
difficulty of decode and issue:
Even 2-scalar => examine 2 opcodes, 6 register specifiers, \& decide if 1 or 2 instructions can issue; ( $\mathcal{N} \cdot$ issue $\sim O(\mathcal{N}$. $\mathcal{N})$ comparisons $)$
- Register file: need $2 \chi$ reads and $1 \chi$ writes/cycle
- Rename logic: must be able to rename same register multiple times in
one cycle! For instance, consider 4- way issue:
add $\mathrm{r} 1, \mathrm{r} 2, \mathrm{r} 3$ add $\mathrm{p} 11, \mathrm{p} 4, \mathrm{p}$


Imagine doing this transformation in a single cycle!
- Result buses: Need to complete multiple instructions/cycle *S So, need multiple Guses with associated matching logic at every reservation station.
- Or, need multiple forwarding paths
Dynamic Scheduling in Superscalar
The easy way The easy way
- How to issue two instructions and keep in- order instruction issue for Tomasulo?
- Assume 1 integer +1 floating point
- 1 Tomasulo control for integer, 1 for floating point
- Issue $2 X$ Clock Rate, so that issue remains in order
- Only loads/stores migft cause dependency betwe en integer and $\mathcal{F P}$ issue:
- Replace load reservation station with a load queue;
operands must be read in the order they are fetched
- Load checks addresses in Store Queue to avoid RAW viofation
-Store checks addresses in Load Queue to avoid $\mathcal{W A R}, \mathcal{W} \mathcal{W}$


## How much to speculate?

- Speculation Pro: uncover events that would otherwise stall the pipeline (cache misses)
- Speculation Con: speculate costly if exceptional event occurs when speculation was incorrect
- Typical solution: speculation allows only low. cost exceptional events (1st-Levelcache miss)
- When expensive exceptional event occurs, (2nd-Levelcache miss or $\mathcal{T} \mathcal{B}$ miss) processor waits until the instruction causing event is no longer speculative before handling the event
- Assuming single branch per cycle: future may speculate across multiple 6ranches!

Register renaming, virtual registers versus Reorder Buffers

- Alternative to Reorder Buffer is a larger virtual set of registers and register renaming
- Virtual registers hold both arcfitecturally visible registers + temporary values - replace functions of reorder 6 uffer and reservation station
- Renaming process maps names of arcfitectural registers to registers in virtual register set
- Changing subset of virtual registers contains arcfitecturally
visible registers
- Simplifies instruction commit: markregister as no longer speculative, free register with old value
- Adds 40-80 extra registers: Alpha, Pentium,... -Size limits no. instructions in execution (used until commit)
- Conflicting studies of amount - Benchmarks (vectorized Fortran $\mathcal{F P}$ vs. integer ( programs) - Hardware sopfistication - Compiler sopfistication
- How much ILP is available using existing mechanisms with increasing $\mathcal{H} \mathcal{W}$ budgets?
- Do we need to invent new $\mathcal{H} \mathcal{W} / S \mathcal{W}$ mechanisms to Keep on processor performance curve? - Intel $\mathfrak{M M X}, \mathrm{SSE}$ (Streaming SIMD Extensions): 646 it ints - Intel SSE2: 128 6it, including 2 64-6it Fl. Pt. per clock - Motorola Altavec: 128 bit ints and $\operatorname{FPs}$ - Supersparc Multimedia ops, etc.

Limits to $I \mathcal{L} P$

Initial $\mathcal{H} \mathcal{W}$ Model here; $\mathcal{M I P S}$ compilers.
Assumptions for ideal/perfect machine to start:

1. Register renaming - infinite virtual registers
=> all register $\mathcal{W A} \mathcal{W}$ \& $\mathcal{W A R}$ hazards are avoided
2. Branch prediction - perfect; no mispredictions
3. Iump prediction - all jumps perfectly predicted 2 \& $3=>$ machine with perfect speculation \& an unbounded buffer of instructions available
4. Memory-address alias analysis -addresses are
known of a store can be moved before a load
provided addresses not equal
Also:
unlimited number of instructions issued/clock cycle;
perfect caches
1 cycle latency for all instructions ( $\mathcal{F P}{ }^{*}$,/);

More Realistic $\mathcal{H} \mathcal{W}$ :
Memory Address Alias Impact


Perfect Global/Stack perf; Inspec. None heap conflicts Assem.

More Realistic $\underset{\substack{\text { Figure } 3.38, \text { Page } 300}}{\mathcal{H} \mathcal{W} \text { : }} \underset{\text { Srancfi }}{ }$ Impact


Ulpper Limit to $I \mathcal{L} P:$ Ifigure ${ }_{3.34, \text { page 294) }}$ al Macfine


More Realistic $\mathcal{H}$ W: Renaming Register Impact


Realistic $\mathcal{H} \mathcal{W} \underset{(\text { FFigure 3.45, Page 309) }}{\text { for } 0 \text { : }}$ Wind ow Impact


Workstation Microprocessors 3／2001

| Smer |  | svo |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cock Sis | max | 2 zor | 23 wl | Scise | 1.004 | 1sat | －cowo | ＋iovit | $\infty$ |
| Catast | 85\％e | （1ascosise | S3\％ | 2ikue | 10070075 | 60／42z | 2037x | 180．ale | ${ }^{32}$ |
| mimente | 4 max | ancina | 4 max | 4 mue | asamet | 1asan | 4 max | 4 max | 4 |
|  |  |  |  |  |  |  |  |  |  |
| Oedtact | S0．00t | rach | shm | 12ed | anom | 13＊＊ | 45 k | Wem |  |
| Binirans | Sim | ＊＊＊ | \％01 | 18089 | ${ }^{20103}$ |  | $8_{818}^{81}$ | ＊ |  |
| －mbim | 4xckem | 4cxaba | 18xa | 2xach | $\cdots 318$ | $4 \mathrm{c} \times 3.48$ | 1K＜2． | REx |  |
| Thater | 1\％2\％ | 100\％／m | 1，\％） | тvive | 0160： | 1，ays\％ | 40x | ame |  |
| Menam | zumis | 2tak | －suce | yuas | tactan | axas | Snevec | 1ach |  |
| matay | Cachas | manco | Liste4 | victima | R（than | Rexas | crases | citat |  |
| Enow | Hituen | 世10．01 | kasaz | biauar | samm |  | amb | am |  |
| あ | 1 Brm | 1 ive | AThar | 165 m | leser | 23rem | Ister | 12 N |  |
| Tase | W＋ab | Trum | Tunt | Dinta | Jerition | 4icula | Diatic | 1300 | I |
| tue ely cone | tisw | 16 | บท | 51.3 | 59 | 515 | ［123 | Do |  |
| Nomintuo | \％ex | xan | caw | ¢00－ | IN | sewriv | 39we | 2 we |  |
| abety | 10con | a | 300 | Ox | 2200 | （0） 8 | 2020 | 20 |  |

－Max issue： 4 instructions（many CPOLs）
Max rename registers： 128 （Pentium 4）
Max $\mathcal{B H \mathcal { T }}$ ： 4 K x 9 （Alpha $21264 \mathcal{B}$ ）， 16 Kx2（Ultra III）
Max Window Size（OOO）： 126 intructions（Pent．4）
Max Pipeline：22／24 stages（Pentium 4）

|  |  |  |  | Ool Sour |  |  |  | cronl |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mix | Athat |  | $\mathrm{m}^{\text {＋}}$ | mexite | \％01 | mm |  | บert | ， |
|  | Nacen) | ＋wom | ＂axe | 5x－10 | Pres | 5076 | 22 2000 | loximen | 1060 |
| 3 Bm | mum－ | theis | stamis： | 48040 | towt | 1300 | crawts | 40008 | whers |
| masta | mome | w－ | mim | 10 | nes | mim | （em） | m | （1） |
| －1 | m | \％ | 102 | 230 | 35 | 93 | 2 z | 16 | m |
| ur | 482 | \％ | 41 | 25 | 38 | 34 | \％ | 312 | 34s |
| \％ | बr1 | 00 | 3120 | 50 | 45 | ser | 33 | 28 | sel |
| Nod | 44 | \％ | 34 | 45 | 7 M | 0 | 20 | m | 44 |
| （uety | ${ }^{63}$ | m | $\pm 2$ | 300 | 49 | ＊） | 381 | 13 | 20\％ |
| fow | ${ }^{30}$ | $\cdots$ | \％ | 170 | ＊ | \％ | ＊ 3 | 73 | 818 |
| － | 6\％ | \％em | 3 | 100 | ＊15 | we | war | \％im | ax\％ |
| foter | E．m | $m$ | ＊＊ | 235 | 619 | ics | 30 | 64 | 417 |
| （m） | 36 | m | 2 zs | 25 | 40 | \％ | 204 | 17 | 200 |
| мnaws | 58 | ca | $\cdots$ | $\%$ | \％ 7 | 35 | 204 | $x$ | 58 |
| balal | 500 | nis | 34 | 3910 | 36 | as | 314 | 311 | 30．11 |
| Hest | 60 | \％ | 63 | ＋44 | 34 | 60 | （6） | 26 | 43 |
| mamix | 58 | ma | य7\％ | 15 | 6x |  | 5in | 173 | 415 |
| movik | 3 | Ya | 38 | 30 | 21 | 13） | \％${ }^{\text {cos }}$ | 88 |  |
| men | 1506 | 508 | Ni | 20 | （es | 120 | 00 | nes | na |
| nex | 50 | 272 | 42 | 39 | 23 | 88 | 21 | 13 | 97 |
| the | ${ }^{208}$ | On | 2a |  | 3 | 48 | 23 | Sis | 203 |
| 5um | ${ }^{178}$ | 5 | se | 13 | 0 | ${ }^{6} 1$ | 30 | 20 | 39 |
| aniok | \％ | 40 | 4 | ＋23 | 2 L | 512 | 20 | ns | （2）4 |
| ut | 250 | 311 | 417 | $\pm 0$ | \％ 0 | L4 | 0 | 03 |  |
| mate | ${ }^{13}$ | 2 L | 3 | 50 | 201 | n\％ | 23 | 48 | 270 |
| fowe | E3 | 41 | 38 | 387 | 36 | as | 41 | 5 | 74 |
| amp | 45 | 281 | 30 | 336 | 34 | xe | 3\％ | sis | ale |
| Weal | T31 | 25 | 明 | 3 m | 3 | rat | 3 | \％os | 2 m |
| Tast | 38 | 30 | 3 | $3 \%$ | ar | स10 | \％ | 288 | \％ |
| citas | 190 | 2 | me | 334 | $1 \times 1$ | ［9］ | \％ | 1\％ | $\pm 3$ |
| 70\％ | vix | 3n | 31 | 18 |  | $x \geq$ | $\times$ | ！ | 348 |
| 19\％\％页 | m | 재 | ［8 | \％ | （1） | \％9 | ［19 | \＃ | ［ |

## Conclusion

－1985－2000：1000X performance
－Moore＇s Law transistors／chip＝＞Moore＇s Law for Performance／MPU
－Hennessy：industry been following a roadmap of ideas Known in 1985 to exploit Instruction Level Parallelism and（real）Moore＇s Law to get $1.55 \mathrm{X} /$ year
－Caches，Pipelining，Superscalar，Branch Prediction，Out－of－order execution，
－ILP limits： $\mathcal{T} o$ make performance progress in future need to have explicit parallelism from programmer vs． implic it paralle lism of $I \angle P$ exploited by compiler， $\mathcal{H W}$ ？ －Otherwise drop to old rate of $1.3 X$ per year？
－Less than $1.3 \times$ because of processor－memory performance gap？
－Impact on you：if you care about performance， better think about explicitly parallel algorithms vs．rely on $I L P$ ？

If time permits：＂A Language for Describing Predictors and its Application to Automatic Syntfesis＂，Gy Emer and Gloy
－What was dynamic branch mecfianisms they looked at？
－How did they explore space？
－Did they improve upon current practice？
－How was did they choose between options？

