CS252 Graduate Computer Architecture

Lecture 20: Static Pipelining #2 and Goodbye to Computer Architecture

April 13, 2001 Prof. David A. Patterson Computer Science 252 Spring 2001

Review #1: Hardware versus Software Speculation Mechanisms

- To speculate extensively, must be able to disambiguate memory references Much easier in HW than in SW for code with pointers
- HW-based speculation works better when control flow is unpredictable, and when HW-based branch prediction is superior to SW-based branch prediction done at compile time - Mispredictions mean wasted speculation
- · HW-based speculation maintains precise exception model even for speculated instructions
- · HW-based speculation does not require compensation or bookkeeping code

CS252/Patter Lec 20.2

Review #2: Hardware versus Software Speculation Mechanisms cont'd

- · Compiler-based approaches may benefit from the ability to see further in the code sequence, resulting in better code scheduling
- HW-based speculation with dynamic scheduling does not require different code sequences to achieve good performance for different implementations of an architecture may be the most important in the long run?

Review #3: Software Scheduling

- · Instruction Level Parallelism (ILP) found either by compiler or hardware.
- · Loop level parallelism is easiest to see
 - SW dependencies/compiler sophistication determine if compiler can unroll loops
 - Memory dependencies hardest to determine => Memory disambiguation - Very sophisticated transformations available
- · Trace Sceduling to Parallelize If statements
- Superscalar and VLIW: CPI < 1 (IPC > 1)

 - Dynamic issue vs. Static issue
 More instructions issue at same time => larger hazard penalty
 Limitation is often number of instructions that you can successfully fetch and decode per cycle

CS252/Patterson Lec 20.3

CS252/Pattersor Lec 20.1

4/13/01

4/13/01

CS252/Pattersor Lec 20.4

VLIW in Embedded Designs

- VLIW: greater parallelism under
- programmer, compiler control vs. hardware in superscalar
- · Used in DSPs, Multimedia processors as well as IA-64
- · What about code size?
- · Effectiveness, Quality of compilers for these applications?

Example VLIW for multimedia: Philips Trimedia CPU

- · Every instruction contains 5 operations
- · Predicated with single register value; if 0 => all 5 operations are canceled
- · 128 64-bit registers, which contain either integer or floating point data
- · Partitioned ALU (SIMD) instructions to compute on multiple instances of narrow data
- Offers both saturating arithmetic (DSPs) and 2's complement arithmetic (desktop)
- · Delayed Branch with 3 branch slots

4/13/01

4/13/01

4/13/01

Page 1

4/13/01

CS252/Patterson Lec 20.5

CS252/Patter Lec 20.6

Trimedia Operations

• large number of	Comment	No. Ops	Examples	Operation Category	
nd, unsigned, ops because used rect, indexed, retargetable	SIMD, signed, unsigner register indirect, indexe scaled addressing	39	ld8, ld16, ld32, ld64,limm. st8, st16, st32, st64	Load/store ops	
convert compilers,	SIMD type convert	67	shift right 1-, 2-, 3-bytes, select byte, merge, pack	Byte shuffles	
_{s, SIMD} indiciple indicinite	round, fields, SIMD	48	asl, asr, 1sl, 1sr, rol,	Bit shifts	
die size	round, saturate, 2's comp. SIMD	54	mul, sum of products, sum-of- SIMD-elements	Multi plies	
comp. amediate, estimators to explore the	saturate, 2's comp, unsigned, immediate, SIMD	104	add, sub, min, max, abs, average, bitand, bitor, bitxor, bitinv, bitandinv, eql, neq, gtr, geq, les, leq, sign extend, zero extend,	Integer arithmeti c	
space to find the best cost-	scalar and SIMD	59	sum of absolute differences add, sub, neg, mul, div, sqrt eql, neq, gtr, geq, les, leq, IEEE flags	Floatin g point	
performance	SIMD	6	SIMD gather load using registers as addresses	Lookup table	
ne, special design	MMU, cache, special	23	alloc, prefetch block, invalidate block, copy block back, read tag	Special ops	
ptible, trap manufacturing	(un)interruptible, trap	10	read, cache status, read counter jmpt, jmpf	Branch	
test, design time?		410		Total	
CS252/Patterson Lec 20.7				/13/01	4/13

Trimedia Functional Units, Latency, Instruction Slots

	F.U.	Latency		Ope	ratio	n Slo	t	Typical operations performed
			1	2	3	4	5	types,
	ALU	0	х	х	х	х	х	Integer add/subtract/compare, logicals • which of 5 slots
	DMem	2				х	х	Loads and stores can issue (and
	DMemSp ec	2					х	Cache invalidate, prefetch, allocate
	Shifter	0	Х	Х				Shifts and rotates OT TUNCTIONAL
	DSPALU	1	х		х			Simple DSP arithmetic ops UNITS)
	DSPMul	2		х	х			DSP ops with multiplication
	Branch	3		Х	х	х		Branches and jumps
	FALU	2	х			х		FP add, subtract
	IFMul	2		х	х			Integer and FP multiply
	FComp	0			х			FP compare
	FTough	16		х				FP divide, square root
4/13/01								CS252/Patterson Lec 20.8

Philips Trimedia CPU

- Compiler responsible for including no-ops
 - both within an instruction -- when an operation field cannot be used--and between dependent instructions
 processor does not detect hazards, which if present will lead to incorrect execution
- · Code size? compresses the code (~ Quiz #1) - decompresses after fetched from instruction cache

Example

• Using MIPS notation, look at code for void sum (int a[], int b[], int c[], int n) { int i; for (i=0; i<n; i++)</pre> c[i] = a[i]+b[i];

4/13/01

4/13/01

CS252/Patterson Lec 20.9

4/13/01

CS252/Patterson Lec 20.10

Example

• MIPS code f	for loop		
Loop: LD	R11,R0(R4)	#	R11 = a[i]
LD	R12,R0(R5)	#	R12 = b[i]
DADDU	R17,R11,R12	#	R17 = a[i]+b[i]
SD	R17,0(R6)	#	c[i] = a[i]+b[i]
DADDIU	R4,R4,8	#	R4 = next a[] addr
DADDIU	R5,R5,8	#	R5 = next b[] addr
DADDIU	R6,R6,8	#	R6 = next c[] addr
BNE	R4,R7,Loop	#	if not last go to
			Loop
Then unroll	4 times and sch	he	dule



		Tridmedia	Ver	sion	
	Slot 1	Slot 2	Slot 3	Slot 4	Slot 5
				LD R11,0(R4)	LD R12,R0(R5)
	DADDUI R25,R6,32			LD R14,8(R4)	LD R15,8(R5)
	SETEQ R25,R25,R7			LD R19,16(R4)	LD R20,16(R5)
	DADDU R17,R11,R12	DADDIU R4,R4,32		LD R22,24(R4)	LD R23,24(R5)
	DADDU R18,R14,R15	JMPF R25,R30		SD R17, 0(R6)	
	DADDU R21,R19,R20	DADDIU R5,R5,32		SD R18, 8(R6)	
	DADDU R24,R22,R23			SD R21,16(R6)	
	DADDIU R6,R6,32			SD R24, 24(R6)	
	Loop address in regi	ister 30			
·	Conditional jump (JM instruction predicate	MPF) so that only ju ed	ump is co	nditional, not wh	nole
·	DADDUI (1st slot, termination test	2nd instr) and SET	EQ (1st	slot, 3rd instr)	compute loop
	- Duplicate last a	dd early enough to	schedule	3 instruction b	ranch delay

· 24/40 slots used (60%) in this example 4/13/01

CS252/Pattersor Lec 20.12

CS252/Patterson Lec 20.11





- 4/20 Fri, "How to Have a Bad Academic Career" (Career/Talk Advice); signup for talks
- 4/25 Wed, Oral Presentations (8AM to 2 PM) 611 Soda (no lecture)
- 4/27 Fri (no lecture)

4/13/01

4/13/01

- 5/2 Wed Poster session (noon - 2); end of course

Transmeta Crusoe MPU

- 80x86 instruction set compatibility through a software system that translates from the x86 instruction set to VLIW instruction set implemented by Crusoe
- VLIW processor designed for the low-power marketplace

Crusoe processor: Basics

- VLIW with in-order execution
- · 64 Integer registers
- · 32 floating point registers
- Simple in-order, 6-stage integer pipeline: 2 fetch stages, 1 decode, 1 register read, 1 execution, and 1 register write-back
- · 10-stage pipeline for floating point, which has 4 extra execute stages
- Instructions in 2 sizes: 64 bits (2 ops) and 128 bits (4 ops)

CS252/Patterson Lec 20.15

CS252/Pattersor Lec 20.16

CS252/Patterso Lec 20.14

Crusoe processor: Operations

- 5 different types of operation slots:
- ALU operations: typical RISC ALU operations
- Compute: this slot may specify any integer ALU operation (2 integer ALUs), a floating point operation, or a multimedia operation
- · Memory: a load or store operation
- Branch: a branch instruction

4/13/01

4/13/01

- · Immediate: a 32-bit immediate used by another operation in this instruction
- For 128-bit instr: 1st 3 are Memory, Compute, ALU; last field either Branch or Immediate

80x86	Compatability

- Initially, and for lowest latency to start execution, the x86 code can be interpreted on an instruction by instruction basis
- If a code segment is executed several times,
- The unit of translation is executed several times, translated into an equivalent Crusoe code sequence, and the translation is cached
 The unit of translation is at least a basic block, since we know that if any instruction is executed in the block, they will all be executed
- Translating an entire block both improves the translated code quality and reduces the translation overhead, since the translator need only be called once per basic block
- · Assumes 16MB of main memory for cache

CS252/Patterson Lec 20.17

CS252/Patter

4/13/01

Exception Behavior during Speculation

- Crusoe support for speculative reordering consists of 4 major parts:
- 1. shadowed register file

4/13/01

4/13/01

4/13/01

- Shadow discarded only when x86 instruction has no exception 2. program-controlled store buffer
- Only store when no exception; keep until OK to store 3. memory alias detection hardware with
- speculative loads
- conditional move instruction (called select) that is used to do if-conversion on x86 code sequences

CS252/Patterson Lec 20.19 **Crusoe Performance?**

- Crusoe depends on realistic behavior to tune the code translation process, it will not perform in a predictive manner when benchmarked using simple, but unrealistic scripts
 - Needs idle time to translate
 - Profiling to find hot spots
- To remedy this factor, Transmeta has proposed a new set of benchmark scripts
 - Unfortunately, these scripts have not been released and endorsed by either a group of vendors or an independent entity

Real Time, so comparison is Energy

Workload Energy consumption description for the workload (W/Hr.)		sumption doad	Relative consumption TM 3200 / Mobile Pentium III
	Mobile Pentium III @ 500 MHz	TM 3200 @400MHz 1.5V	
MP3 playback	0.672	0.214	0.32
DVD playback	1.13	0.479	0.42

Crusoe Applications?

- · Notebook: Sony, others
- · Compact Servers: RLX technologies

C3282/Patterson 4/13/01 Lec 20:21 4/13/01

4/13/01

CS252/Patterson Lec 20.22

CS252/Patters Lec 20.24

CS252/Pattersor Lec 20.20

VLIW Readings

- Josh Fisher 1983 Paper + 1998 Retrospective
- What are characteristics of VLIW?
- · Is ELI-512 the first VLIW?
- How many bits in instruction of ELI-512?
- What is breakthrough?
- · What expected speedup over RISC?
- What is wrong with vector?
- What benchmark results on code size, speedup?
- What limited speedups to 5X to 10X?
- What other problems faced ELI-512?
- In retrospect, what wished changed?
- In retrospect, what naïve about?

Review of Course

- Review and Goodbye to Computer Architecture, topic by topic + follow-on courses
- Future Directions for Computer Architecture?

4/13/01

CS252/Patterson Lec 20.23

Chapter 1: Performance and Cost Amdahlis Law

 Amuani 	'S Law:	4
Speedup _{overal}	₁ = $\frac{\text{ExTime}_{\text{old}}}{\text{ExTime}_{\text{new}}}$ =	(1 - Fraction _{enhanced}) + Fraction _{enhanced}
• CPI Lav	N:	Speedup _{enhanced}
CPU time	= <u>Seconds</u> = I	Instructions x Cycles x Seconds
	Program	Program Instruction Cycle
• Designi	ng to Last thr	ougn irenas
	Capacity	Speed
Logic	2x in 3 years	2x in 3 years
DRAM	4x in 4 years	2x in 10 years
Disk	4x in 3 years	2x in 5 years
Processor	2x every 1.5 years	?

CS252/Patterson Lec 20.25

4/1

Chapter 1: Performance and Cost

 Die Cost goes roughly with die area⁴ Microprocessor with 1B transistors in 2005?



· Cost vs. Price - Can PC industry support engineering/research investment?

- · For better or worse, benchmarks shape a field
- Interested in learning more on integrated circuits? EE 241 "Advanced Digital Integrated Circuits"
- Interested in learning more on performance? CS 266 "Introduction to Systems Performance"

3/01	CS252/Patters Lec 20.26

Goodbye to Performance and Cost

• Will sustain 2X every 1.5 years? - Can integrated circuits improve below 1.8 micron in speed as well as capacity?

 5-6 yrs to PhD => 16X CPU speed, 10XDRAM Capacity, 25X Disk capacity?

(10 GHz CPU, 1GB DRAM, 2TB disk?)

	Chapter 5: Memory Hierarchy	MPU 60%/yr
•	Processor-DRAM Performance gap	<u> </u>
	1/2 to 2/2 dia area for anabos. TLP	

- \cdot 1/3 to 2/3 die area for caches, T Alpha 21264: 108 clock to memory \Rightarrow 648 instruction issues during miss
- 3 Cs: Compulsory, Capacity, Conflict
- · 4 Questions: where, who, which, write
- · Applied recursively to create multilevel caches
- · Performance = f(hit time, miss rate, miss penalty) - danger of concentrating on just one when evaluating performance

4/13/01

4/13/01

CS252/Patterson Lec 20.27

4/13/01

CS252/Pattersor Lec 20.28

CS252/Patter Lec 20.30

MPU

DRAM

7%/yr.

Cache Optimization Summary

CPUt	$ime = IC \times \left(CPI_{Invariant} + \frac{Memory \ accesses}{Instruction} \times Mis \right)$	ss rate $ imes$	Miss p	penalty)×Clock cycle time
	Technique	MR	MP	ΗТ	Complexity
	Larger Block Size	+	-		0
	Higher Associativity	+		-	1
	Victim Caches	+			2
	E Pseudo-Associative Caches	+			2
	HW Prefetching of Instr/Data	+			2
	Compiler Controlled Prefetching	+			3
	Compiler Reduce Misses	+			0
	Priority to Read Misses		+		1
ŝ	Subblock Placement		+	+	1
Ë	Early Restart & Critical Word 1st		+		2
-	Non-Blocking Caches		+		3
_	Second Level Caches		+		2
-	Small & Simple Caches	-		+	0
	Avoiding Address Translation			+	2
1	Pipelining Writes			+	1

memory hierarchy art: taste in selecting between alternatives to find combination that fits well together CS252/Pattersor Lec 20.29

Goodbye to Memory Hierarchy

- Will L2 cache keep growing? (e.g, 64 MB L2 cache?)
- · Will multilevel hierarchy get deeper? (L4 cache?)
- Will DRAM capacity/chip keep going at 4X / 4 years? (e.g., 16 Gbit chip?)
- · Will processor and DRAM/Disk be unified? For which apps?
- Out-of-order CPU hides L1 data cache miss (3-5 clocks), but hide L2 miss? (>100 clocks)
- · Memory hierarchy likely overriding issue in algorithm performance: do algorithms and data structures of 1960s work with machines of 2000s?

Page 5

4/13/01

Chapter 6: Storage I/O

- Disk BW 40%/yr, areal density 60%/ yr, \$/MB faster?
- Little's Law: Length_{system} = rate x Time_{system} (Mean number customers = arrival rate x mean service time)



Summary: I/O Benchmarks

- · Scaling to track technological change
- TPC: price performance as nomalizing configuration feature
- Auditing to ensure no foul play

4/13/01

• Throughput with restricted response time is normal measure

CS252/Patters Lec 20.32

CS252/Patter Lec 20.36

 Benchmarks to measure Availability, Maintainability?

Goodbye to Storage I/O

- Disks attached directly to networks, avoiding the file server? ("Network Attached Storage Devices")
- Disks:
 - Extraodinary advance in capacity/drive, \$/GB
 - Currently 17 Gbit/sq. in. ; can continue past 100 Gbit/sq. in.?
 - Bandwidth, seek time not keeping up: 3.5 inch form factor makes sense? 2.5 inch form factor in near future? 1.0 inch form factor in long term?
- Tapes
 - No investment, must be backwards compatible
 - Are they already dead?
 - What is a tapeless backup system?

4/13/01

CS252/Patterson Lec 20.33

Goodbye to Storage I/O

- Terminology of Fault/Error/Failure
- Is Availability the killer metric for Service oriented world?
- Can we construct systems that will actually achieve 99.999% availability, including software and people?
- Disks growing at 2X/ 1 years recently: Will Patterson continue get email messages to reduce file storage for the rest of my career?
- Heading towards a personal terabyte: hierarchical file systems vs. database to organize personal storage?
- What going to do when can have video record of
 entire life on line?
 C222/JULE

Chapter 7: Networks



Total Latency = Sender Overhead + Time of Flight + Message Size + BW + Receiver Overhead High BW networks + high overheads violate of Amdahl's Law

4/13/01 CS252/Pattersor Lec 20.35

Chapter 7: Networks

- · Similarities of SANs, LANs, WANs
- Integrated circuit revolutionizing networks as well as processors
- · Switch is a specialized computer
- Protocols allow hetereogeneous networking , handle normal <u>and</u> abnormal events
- Interested in learning more on networks? EE 122 "Introduction to Computer Networks" (Stoika) CS 268 "Computer Networks" (Stoika)

Page 6

4/13/01

Review: Networking

- · Clusters +: fault isolation and repair, scaling, cost
- Clusters -: maintenance, network interface performance, memory efficiency
- · Google as cluster example:

 - scaling (6000 PCs, 1 petabyte storage)
 fault isolation (2 failures per day yet available)
 repair (replace failures weekly/repair offline)
 Maintenance: 8 people for 6000 PCs
- · Cell phone as portable network device
 - # Handsets >> # PCs
 - Univerisal mobile interface?

4/13/01

4/13/01

Is future services built on Google-like clusters delivered to gadgets like cell phone handset?

Goodbye to Networks

- · Will network interfaces follow example of graphics interfaces and become first class citizens in microprocessors, thereby avoiding the I/O bus?
- Will Ethernet standard keep winning the LAN wars? e.g., 1 Gbit/sec, 10 Gbit/sec, wireless (802.11B)...

Goodbye to

CS252/Pattersor Lec 20.38

Chapter 8: Multiprocessors

Layers: Communication Abst Hutprogramming Model: Shared address space: communicate via memory Multiprogramming : lots of jobs, no communication Shared address space: communicate via memory Message passing: send and recleve messages Data Parallel: several agents operate on several data sets simultaneously (shared or message passing) Communication Abstraction: Shared address space: e.g., load, store, atomic swap Message passing: e.g., send, recleve library calls Debate over this topic (ease of programming model Interested in learning more on multiprocessors: CSS "Bareliel Commuter: Architecture"	os	 Successful today for file servers, time sharing, databases, graphics; will parallel programming become standard for production programs? If so, what enabled it: new programming languat new data structures, new hardware, new coures, Which won large scale number crunching, databa Clusters of independent computers connected via switched LAN vs. large shared NUMA machines? Why? 	uges, ,? ises: i ?
CS 258 "Parallel Computer Architecture"			
• E 267 "Programming Parallel Computers"			
4/13/01	CS252/Patterson Lec 20.39	4/13/01 C	CS252/Patterson Lec 20.40

CS252/Patterson Lec 20.37

4/13/01

Chapter 2: Instruction Set Architecture

- What ISA looks like to pipeline?
- Cray: load/store machine; registers; simple instr. format • RISC: Making an ISA that supports pipelined
- execution
- · 80x86: importance of being their first
- VLIW/EPIC: compiler controls Instruction Level Parallelism (ILP)
- Interested in learning more on compilers and ISA?
- CS 264/5 "Advanced Programming Language Design and Optimization"

Goodbye to **Instruction Set Architecture**

- What did IA-64/EPIC do well besides floating point programs?
- Was the only difference the 64-bit address v. 32-bit address? - What happened to the AMD 64-bit address 80x86 proposal? · What happened on EPIC code size vs. x86?
- · Did Intel Oregon increase x86 performance so as to make Intel Santa Clara EPIC performance similar?

CS252/Patterson Lec 20.41	4/13/01	CS252/Pattersor Lec 20.42

Goodbye to Dynamic Execution

- Did Transmeta-like compiler-oriented translation survive vs. hardware translation into more efficient internal instruction set?
- Did ILP limits really restrict practical machines to 4-issue, 4-commit?
- Did we ever really get CPI below 1.0?
- · Did value prediction become practical?

4/13/01

4/13/01

- Branch prediction: How accurate did it become? - For real programs, how much better than 2 bit table?
- Did Simultaneous Multithreading (SMT) exploit underutilized Dynamic Execution HW to get higher throughput at low extra cost?
- For multiprogrammed workload (servers) or for parallelized single program?

Goodbye to Static, Embedded

- Did VLIW become popular in embedded? What happened on code size?
- Did vector become popular for media applications, or simply evolve SIMD?
- Did DSP and general purpose microprocessors remain separate cultures, or did ISAs and cultures merge?
 - Compiler oriented?
 - Benchmark oriented?
- Library oriented?

4/13/01

- Saturation + 2's complement

CS252/Pattersor Lec 20.44

Goodbye to Computer Architecture

- Did emphasis switch from cost-performance to cost-performance-availability?
- What support for improving software reliability? Security?

Goodbye to Computer Architecture

- 1985-2000: 1000X performance
- Moore's Law transistors/chip => Moore's Law for Performance/MPU
 Hennessy: industry been following a roadmap of ideas known in 1985 to exploit Instruction Level Parallelism to get 1.55X/year
- Caches, Pipelining, Superscalar, Branch Prediction, Out-of-order execution, ...
- ILP limits: To make performance progress in future need to have explicit parallelism from programmer vs. implicit parallelism of ILP exploited by compiler, HW?
- Did Moore's Law in transistors stop predicting microprocessor performance? Did it drop to old rate of 1.3X per year?

- Less because of processor-memory performance gap? 4/13/01

CS252/Patterson Lec 20.45 CS252/Patterson Lec 20.46