An Introduction to CUDA/OpenCL and Graphics Processors

Forrest landola

Bryan Catanzaro (Berkeley -> NVIDIA Research -> Baidu Research)




Outline


- Part 1: Tradeoffs between CPUs and GPUs
- Part 2: CUDA programming
- Part 3: GPU parallel libraries (BLAS, sorting, etc.)

2/59

Part 1

Tradeoffs between CPUs and GPUs






Why Heterogeneity?

- Different goals produce different designs
 - Throughput cores: assume work load is highly parallel
 - Latency cores: assume workload is mostly sequential
- Latency goal: minimize latency experienced by 1 thread
 - lots of big on-chip caches
 - extremely sophisticated control, branch prediction
- Throughput goal: maximize throughput of all threads
 - lots of big ALUs
 - multithreading can hide latency ... so skip the big caches
 - simpler control, cost amortized over ALUs via SIMD

6/59

SIMD






SIMD width=2


- Single Instruction Multiple Data architectures make use of data parallelism
- We care about SIMD because of area and power efficiency concerns
 - Amortize control overhead over SIMD width
- Parallelism exposed to programmer & compiler

7/59

SIMD: Neglected Parallelism

- OpenMP / Pthreads / MPI all neglect SIMD parallelism
- Because it is difficult for a compiler to exploit SIMD
- How do you deal with sparse data & branches?
 - Many languages (like C) are difficult to vectorize
- Most common solution:
 - Either forget about SIMD
 - Pray the autovectorizer likes you
 - Or instantiate intrinsics (assembly language)
 - Requires a new code version for every SIMD extension





The CUDA Programming Model

The CUDA Programming Model

- CUDA is a programming model designed for:
 - Heterogeneous architectures
 - Wide SIMD parallelism
 - Scalability
- CUDA provides:
 - A thread abstraction to deal with SIMD
 - Synchronization & data sharing between small thread groups
- CUDA programs are written in C++ with minimal extensions
- OpenCL is inspired by CUDA, but HW & SW vendor neutral

Hello World: Vector Addition

```
//Compute vector sum C=A+B
//Each thread performs one pairwise addition
__global__ void vecAdd(float* a, float* b, float* c) {
   int i = blockIdx.x * blockDim.x + threadIdx.x;
   c[i] = a[i] + b[i];
}

int main() {
   //Run N/256 blocks of 256 threads each
   vecAdd<<<N/256, 256>>>(d_a, d_b, d_c);
}
```

- What if N is 1 million?
- Later: what are the bugs in this code?

13/59

Hierarchy of Concurrent Threads

- Parallel kernels composed of many threads
- all threads execute the same sequential program



- Threads are grouped into thread blocks
- threads in the same block can cooperate



Threads/blocks have unique IDs

14/59

What is a CUDA Thread?

- Independent thread of execution
- has its own program counter, variables (registers), processor state, etc.
- no implication about how threads are scheduled

15/59

What is a CUDA Thread Block?

- Thread block = a (data) parallel task
- all blocks in kernel have the same entry point
- but may execute any code they want
- Thread blocks of kernel must be independent tasks
- program valid for any interleaving of block executions

CUDA Supports:

- Thread parallelism
- each thread is an independent thread of execution
- Data parallelism
- across threads in a block
- across blocks in a kernel
- Task parallelism
- different blocks are independent
- independent kernels executing in separate streams

17/59

Synchronization

Threads within a block may synchronize with barriers

```
... Step 1 ...
__syncthreads();
... Step 2 ...
```

- Blocks coordinate via atomic memory operations
 - e.g., increment shared queue pointer with atomicInc()
- Implicit barrier between dependent kernels

```
vec_minus<<<nblocks, blksize>>>(a, b, c);
vec_dot<<<nblocks, blksize>>>(c, c);
```

18/59


Blocks must be independent

- Any possible interleaving of blocks should be valid
- presumed to run to completion without pre-emption
- can run in any order
- can run concurrently OR sequentially
- Blocks may coordinate but not synchronize
- shared queue pointer: OK
- shared lock: BAD ... can easily deadlock
- Independence requirement gives scalability


9/59


Scalability


Manycore chips exist in a diverse set of configurations



- CUDA allows one binary to target all these chips
- Thread blocks bring scalability!







//Compute vector sum C=A+B //Each thread performs one pairwise addition _global__ void vecAdd(float* a, float* b, float* c) { int i = blockIdx.x * blockDim.x + threadIdx.x; c[i] = a[i] + b[i]; } int main() { //Run N/256 blocks of 256 threads each vecAdd<<<<N/256, 256>>>(d_a, d_b, d_c); } • What are the bugs in this code? • Need memory management • If N doesn't divide evenly into 256, need ceiling and guard in kernel 24/59

Hello World: Managing Data

```
int main() {
   int N = 256 * 1024;
   float* h_a = malloc(sizeof(float) * N);
   //Similarly for h_b, h_c. Initialize h_a, h_b

   float *d_a, *d_b, *d_c;
   cudaMalloc(&d_a, sizeof(float) * N);
   //Similarly for d_b, d_c

   cudaMemcpy(d_a, h_a, sizeof(float) * N, cudaMemcpyHostToDevice);
   //Similarly for d_b

   //Run N/256 blocks of 256 threads each
   vecAdd<<<<N/256, 256>>>(d_a, d_b, d_c);

   cudaMemcpy(h_c, d_c, sizeof(float) * N, cudaMemcpyDeviceToHost);
}
```

CUDA: Minimal extensions to C/C++

```
    Declaration specifiers to indicate where things live
    global
    device
    device
    device
    int GlobalVar; // sariable in device memory
    shared
    int SharedVar; // in per-block shared memory
```

- Extend function invocation syntax for parallel kernel launch
 KernelFunc<<<500, 128>>>(...); // 500 blocks, 128 threads each
- Special variables for thread identification in kernels dim3 threadIdx; dim3 blockIdx; dim3 blockDim;
- Intrinsics that expose specific operations in kernel code syncthreads(); // barrier synchronization

26/59

Using per-block shared memory

```
Variables shared across block
```

```
shared int *begin, *end;
```

Scratchpad memory

__shared__ int scratch[BLOCKSIZE];
scratch[threadIdx.x] = begin[threadIdx.x];
// ... compute on scratch values ...
begin[threadIdx.x] = scratch[threadIdx.x];

Communicating values between threads

scratch[threadIdx.x] = begin[threadIdx.x];
__syncthreads();
int left = scratch[threadIdx.x - 1];

- Per-block shared memory is faster than L1 cache, slower than register file
- It is relatively small: register file is 2-4x larger

27/59

Block

CUDA: Features available on GPU

- Double and single precision (IEEE compliant)
- Standard mathematical functions
 - sinf, powf, atanf, ceil, min, sqrtf, etc.
- Atomic memory operations
 - atomicAdd, atomicMin, atomicAnd, atomicCAS, etc.
- These work on both global and shared memory


CUDA: Runtime support

- Explicit memory allocation returns pointers to GPU memory
 - cudaMalloc(), cudaFree()
- - cudaMemcpy(), cudaMemcpy2D(),...
- Texture management
 - cudaBindTexture(), cudaBindTextureToArray(), ...
- OpenGL & DirectX interoperability
 - cudaGLMapBufferObject(), cudaD3D9MapVertexBuffer(),...

29/59

OpenCL

- OpenCL is supported by AMD {CPUs, GPUs} and Nvidia
- Intel, Qualcomm (smartphone GPUs) are also on board
- OpenCL's data parallel execution model mirrors CUDA, but with different terminology
- OpenCL has rich task parallelism model
 - Runtime walks a dependence DAG of kernels/memory transfers



30/59

CUDA and OpenCL correspondence

- Thread
- Thread-block
- Global memory
- Constant memory
- Shared memory
- Local memory
- __global__ function
- __device__ function
- __constant__ variable

- memory Local memory
- __device__variablePrivate memory

Work-item

Work-group

Global memory

__kernel **function**

Constant

OpenCL and SIMD


You can execute OpenCL on CPUs as well as GPUs.

- SIMD issues are handled separately by each runtime
- AMD GPU Runtime
 - Vectorizes over 64-way SIMD
 - Prefers scalar code per work-item (on newer AMD GPUs)
- AMD CPU Runtime
 - No vectorization
 - Use float4 vectors in your code (float8 when AVX appears?)
- Intel CPU Runtime
 - Vectorization optional, using float4/float8 vectors still good idea
- Nvidia GPU Runtime
 - Full vectorization, like CUDA
 - · Prefers scalar code per work-item

Writing Efficient CUDA/OpenCL Code

- Expose abundant fine-grained parallelism
- need 1000's of threads for full utilization
- Maximize on-chip work
 - on-chip memory orders of magnitude faster
- Minimize execution divergence
 - SIMT execution of threads in 32-thread warps
- Minimize memory divergence
 - warp loads and consumes complete 128-byte cache line

33/59



Then examine cuda_profile_*.log for kernel times &

SIMD & Control Flow


- Nvidia GPU hardware handles control flow divergence and reconvergence
- Write scalar SIMD code, the hardware schedules the SIMD execution
- Good performing code will try to keep the execution convergent within a warp

5/59

Memory, Memory, Memory A many core processor ≡ A device for turning a compute bound problem into a memory bound problem Kathy Yelick,



occupancies



- Lots of processors, only one socket
- Memory concerns dominate performance tuning

36/59

Memory is SIMD too

Virtually all processors have SIMD memory subsystems




cache line width

- This has two effects:
 - Sparse access wastes bandwidth

0 1 2 3 4 5 6 7

2 words used, 8 words loaded: 1/4 effective bandwidth

Unaligned access wastes bandwidth



4 words used, 8 words loaded: 1/2 effective bandwidth

37/59

Coalescing


- GPUs and CPUs both perform memory transactions at a larger granularity than the program requests ("cache line")
- GPUs have a "coalescer", which examines memory requests dynamically from different SIMD lanes and coalesces them
- To use bandwidth effectively, when threads load, they should:
 - Present a set of unit strided loads (dense accesses)
 - Keep sets of loads aligned to vector boundaries


38/59

Padding (row major) Multidimensional arrays are usually stored as monolithic vectors in memory Care should be taken to assure aligned memory accesses for the necessary access pattern

Part 3

GPU parallel libraries





Efficiency and Productivity

- Parallel programming also gives us a "concrete tax"
 - How many of you have tried to write ... which is faster than a vendor supplied library?

FFT SGEMM Sort Reduce Scan

- Divergent Parallel Architectures means performance portability is increasingly elusive
- Low-level programming models tie you to a particular piece of hardware
- And if you're like me, often make your code slow
 - My SGEMM isn't as good as NVIDIA's

42/59

Abstraction, cont.

- Reduction is one of the simplest parallel computations
- Performance differentials are even starker as complexity increases
- There's a need for abstractions at many levels
 - Primitive computations (BLAS, Data-parallel primitives)
 - Domain-specific languages
- These abstractions make parallel programming more efficient and more productive
- Use libraries whenever possible!
 - CUBLAS, CUFFT, Thrust



- A C++ template library for CUDA
 - Mimics the C++ STL
- Containers
 - On host and device
- Algorithms
 - Sorting, reduction, scan, etc.

45/59

Objectives

- Programmer productivity
 - Build complex applications quickly
- Encourage generic programming
 - Leverage parallel primitives
- High performance
 - Efficient mapping to hardware

47/59

#include <thrust/host_vector.h> #include <thrust/device_vector.h> #include <thrust/device_vector.h> #include <thrust/sort.h> #include <cstdlib> int main(void) { // generate 32M random numbers on the host thrust::host_vector<int> h_vec(32 << 20); thrust::generate(h_vec.begin(), h_vec.end(), rand); // transfer data to the device thrust::device_vector<int> d_vec = h_vec; // sort data on the device (846M keys per sec on GeForce GTX 480) thrust::sort(d_vec.begin(), d_vec.end()); // transfer data back to host thrust::copy(d_vec.begin(), d_vec.end(), h_vec.begin()); return 0; }

Containers

- Concise and readable code
 - Avoids common memory management errors

```
// allocate host vector with two elements
thrust::host_vector<int> h_vec(2);

// copy host vector to device
thrust::device_vector<int> d_vec = h_vec;

// write device values from the host
d_vec[0] = 13;
d_vec[1] = 27;

// read device values from the host
std::cout << "sum: " << d_vec[0] + d_vec[1] << std::endl;</pre>
```

Iterators

Pair of iterators defines a range

```
// allocate device memory
device_vector<int> d_vec(10);

// declare iterator variables
device_vector<int>::iterator begin = d_vec.begin();
device_vector<int>::iterator end = d_vec.end();
device_vector<int>::iterator middle = begin + 5;

// sum first and second halves
int sum_half1 = reduce(begin, middle);
int sum_half2 = reduce(middle, end);

// empty range
int empty = reduce(begin, begin);
```

49/59

51/59

Iterators

Iterators act like pointers

```
// declare iterator variables
device_vector<int>::iterator begin = d_vec.begin();
device_vector<int>::iterator end = d_vec.end();

// pointer arithmetic
begin++;

// dereference device iterators from the host
int a = *begin;
int b = begin[3];

// compute size of range [begin,end)
int size = end - begin;
```

50/59

Iterators

- Encode memory location
 - Automatic algorithm selection

```
// initialize random values on host
host_vector<int> h_vec(100);
generate(h_vec.begin(), h_vec.end(), rand);

// copy values to device
device_vector<int> d_vec = h_vec;

// compute sum on host
int h_sum = reduce(h_vec.begin(), h_vec.end());

// compute sum on device
int d_sum = reduce(d_vec.begin(), d_vec.end());
```

Algorithms in Thrust

- Elementwise operations
 - for each, transform, gather, scatter ...
- Reductions
 - reduce, inner product, reduce_by_key ...
- Prefix-Sums
 - inclusive scan, inclusive scan by key...
- Sorting
 - sort, stable sort, sort by key ...

Algorithms in Thrust

Standard operators

```
// allocate memory
device_vector<int> A(10);
device_vector<int> B(10);
device_vector<int> C(10);

// transform A + B -> C
transform(A.begin(), A.end(), B.begin(), C.begin(), plus<int>());

// transform A - B -> C
transform(A.begin(), A.end(), B.begin(), C.begin(), minus<int>());

// multiply reduction
int product = reduce(A.begin(), A.end(), 1, multiplies<int>());
```

53/59

Algorithms in Thrust

Standard data types

```
// allocate device memory
device_vector<int> i_vec = ...
device_vector<float> f_vec = ...

// sum of integers
int i_sum = reduce(i_vec.begin(), i_vec.end());

// sum of floats
float f_sum = reduce(f_vec.begin(), f_vec.end());
```

54/59

Custom Types & Operators

```
struct negate_float2
{
    host____device__
    float2 operator() (float2 a)
    {
        return make_float2(-a.x, -a.y);
    }
};

// declare storage
device_vector<float2> input = ...
device_vector<float2> output = ...
// create function object or 'functor'
negate_float2 func;
// negate vectors
transform(input.begin(), input.end(), output.begin(), func);
```

Custom Types & Operators

```
// compare x component of two float2 structures
struct compare_float2
{
    __host___device__
    bool operator()(float2 a, float2 b)
    {
        return a.x < b.x;
    }
};

// declare storage
device_vector<float2> vec = ...

// create comparison functor
compare_float2 comp;

// sort elements by x component
sort(vec.begin(), vec.end(), comp);
```

Interoperability w/ custom kernels

Convert iterators to raw pointers

```
// allocate device vector
thrust::device_vector<int> d_vec(4);

// obtain raw pointer to device vector's memory
int * ptr = thrust::raw_pointer_cast(&d_vec[0]);

// use ptr in a CUDA C kernel
my_kernel<<< N / 256, 256 >>>(N, ptr);

// Note: ptr cannot be dereferenced on the host!
```

57/59

Thrust Recap

- Containers manage memory
 - Help avoid common errors
- Iterators define ranges
 - Know where data lives
- Algorithms act on ranges
 - Support general types and operators

58/59

Conclusions

- Part 1: Tradeoffs between CPUs and GPUs
 - Latency vs Throughput
- Part 2: CUDA programming
 - don't forget cudaMemcpy!
- Part 3: GPU parallel libraries
 - cuBLAS, cuFFT
 - Thrust: GPU sorting, scan, reduction. Can build custom algorithms in Thrust framework.

/59

Questions?

Backup Slides

1/59

Mapping CUDA to Nvidia GPUs

- CUDA is designed to be functionally forgiving
- First priority: make things work. Second: get performance.
- However, to get good performance, one must understand how CUDA is mapped to Nvidia GPUs
- Threads: each thread is a SIMD vector lane
- Warps: A SIMD instruction acts on a "warp"
- Warp width is 32 elements: LOGICAL SIMD width
- Thread blocks: Each thread block is scheduled onto an SM
- Peak efficiency requires multiple thread blocks per SM

62/59


Mapping CUDA to a GPU, continued

- The GPU is very deeply pipelined to maximize throughput
- This means that performance depends on the number of thread blocks which can be allocated on a processor
- Therefore, resource usage costs performance:
- More registers => Fewer thread blocks
- More shared memory usage => Fewer thread blocks
- It is often worth trying to reduce register count in order to get more thread blocks to fit on the chip
 - For Kepler, target 32 registers or less per thread for full occupancy

63/59

Occupancy (Constants for Kepler)

- The Runtime tries to fit as many thread blocks simultaneously as possible on to an SM
 - The number of simultaneous thread blocks (B) is ≤ 8
- The number of warps per thread block (T) ≤ 32
- Each SM has scheduler space for 64 warps (W)
 - B * T ≤ W=64
- The number of threads per warp (V) is 32
- B * T * V * Registers per thread ≤ 65536
- B * Shared memory (bytes) per block ≤ 49152/16384
 - Depending on Shared memory/L1 cache configuration
- Occupancy is reported as B * T / W



Explicit versus implicit parallelism = SAXPY in CUDA global void SAXPY(int n, float a, float * x, float * y) { int i = blockDim.x * blockIdx.x + threadIdx.x; if (i < n) y[i] = a * x[i] + y[i]; } SAXPY <<< n/256, 256 >>>(n, a, x, y);

```
Explicit versus implicit
parallelism

= SAXPY in Thrust

// C++ functor replaces __global__ function
struct saxpy {
    float a;
    saxpy(float _a) : a(_a) {}

    __host____device_
    float operator()(float x, float y) {
        return a * x + y;
        }
};

transform(x.begin(), x.end(), y.begin(), y.begin(), saxpy(a));
```

Implicitly Parallel

- Algorithms expose lots of fine-grained parallelism
 - Generally expose O(N) independent threads of execution
 - Minimal constraints on implementation details
- Programmer identifies opportunities for parallelism
 - Thrust determines explicit decomposition onto hardware
- Finding parallelism in sequential code is hard
 - Mapping parallel computations onto hardware is easier

69/59

Productivity Implications

Consider a serial reduction

```
// sum reduction
int sum = 0;
for(i = 0; i < n; ++i)
   sum += v[i];</pre>
```

70/59

Productivity Implications

Consider a serial reduction


```
// product reduction
int product = 1;
for(i = 0; i < n; ++i)
   product *= v[i];</pre>
```


71/59


Productivity Implications

Consider a serial reduction

```
// max reduction
int max = 0;
for(i = 0; i < n; ++i)
  max = std::max(max,v[i]);</pre>
```








Leveraging Parallel Primitives

- Combine sort with reduce by key
 - Keyed reduction
 - Bring like items together, collapse
 - Poor man's MapReduce
- Can often be faster than custom solutions
 - I wrote an image histogram routine in CUDA
 - Bit-level optimizations and shared memory atomics
 - Was 2x slower than thrust::sort + thrust::reduce_by_key

Thrust on github - Quick Start Guide - Examples - Documentation - Mailing list (thrust-users)



Thrust Summary

- Throughput optimized processors complement latency optimized processors
- Programming models like CUDA and OpenCL enable heterogeneous parallel programming
- They abstract SIMD, making it easy to use wide SIMD vectors
- CUDA and OpenCL encourages SIMD friendly, highly scalable algorithm design and implementation
- Thrust is a productive C++ library for CUDA development