Permission is granted to copy and distribute this material for educational purposes only, provided that the complete bibliographic citation and following credit line is included: "Copyright (C) 1999 UCB." Permission is granted to alter and distribute this material provided that the following credit line is included: "Adapted from (complete bibliographic citation). Copyright (C) 1999 UCB.

This material may not be copied or distributed for commercial purposes without express written permission of the copyright holder.

Wk	Date	Lec No.	Lecture Topic	Notes	Reading	Assignment
1	M 8/23	1	Introduction, 5 components of a computer.	[ppt,ps,pdf]	Ch. 1	HW1/Lab1 out
	W 8/25	2	Review of MIPS ISA, Performance	[ppt,ps,pdf]	Ch. 2,3, (some 4)
2	M 8/30	3	Performance, Technology & Delay Modeling	[ppt,ps,pdf]	Ch. 2,3  Ap. B
	W 9/1		Prerequisite Quiz:  In class		Ch. 1-4,  Ap. B	HW1 due HW2/Lab2 out
	F 9/3					Lab 1 due 5pm
3	M 9/6	< Labor Day Holiday: No Classes >
	W 9/8	4	Cost and Design	[ppt,ps,pdf]	Ch 4
4	M 9/13	5	VHDL, Multiply, Shift, Divide	[ppt,ps,pdf]	Ch 4
	W 9/15	6	[Homework quiz #2 at beginning of lecture] Divide, Floating Point, Pentium Bug	[ppt,ps,pdf]	Ch 4	HW2 due HW3/Lab3 out
	F 9/17					Lab 2 due 5pm
5	M 9/20	7	Designing a Single Cycle Datapath.	[ppt,ps,pdf]	Ch 5.1-5.3
	W 9/22	8	Designing Single Cycle Control.	[ppt,ps,pdf]	Ch 5.1-5.3 Start 5.4->
6	M 9/27	9	Designing a Multicycle Processor	[ppt,ps,pdf]	Ch 5
	W 9/29	10	[Homework quiz #3 at beginning of lecture] Multicycle ControllerDesign Continued	[ppt,ps,pdf] handout[ps,pdf]	Ch 5	HW3 due HW4/Lab4 out
	F 10/1					Lab 3 due 5pm
7	M 10/4	11	Microprogramming continued	[ppt,ps,pdf] handout[ps,pdf]	Ch 6	Lab 4 division d ue 5pm
	W 10/6	MIDTERM I (5:30 - 8:30 pm, Location 277 Cory) Pizza at LaVal's afterwards.
8	M 10/11	12	Exceptions continued/ Start Pipelining	[ppt,ps,pdf]	Ch 6
	W 10/13	13	[Homework quiz #4 at beginning of lecture] Pipelining control	[ppt,ps,pdf]	Ch 6	HW4 due HW5/Lab5 out
	F 10/15					Lab 4 due 5pm
9	M 10/18	14	Pipelining Control Continued.  Intro to Advanced Pipelining	[ppt,ps,pdf]	Ch 6	Lab 5 division Due
	W 10/20	15	Dynamic Scheduling	[ppt,ps,pdf]	Ch 4 of "Computer Architecture"
10	M 10/25	16	Dynamic Scheduling (cont), Speculation, and ILP	[ppt,ps,pdf]	Ch 4 of "Computer Architecture"
	W 10/27	17	[Homework quiz #5 at beginning of lecture] Speculation, (Cont), Reorder buffers,  Start Locality, Caches, and Memory	[ppt,ps,pdf]	Ch 7	HW5 due HW6/Lab6 out
	F 10/29					Lab 5 due 5pm
11	M 11/1	18	Memory Technology	[ppt,ps,pdf]	Ch 7	Lab 6 division Due
	W 11/3	19	Caches and TLB	[ppt,ps,pdf]	Ch 7
12	M 11/8	20	Caches (con't) Virtual Memory	[ppt,ps,pdf]	Ch 7.4 Begin Ch 8
	W 11/10	21	[Homework quiz #6 at beginning of lecture] Buses	[ppt,ps,pdf]	Ch 8	HW6 due Final Project Begin
	F 11/12					Lab 6 due 5pm
13	M 11/15	22	Guest Lecture: Bob Brodersen on Low Power and Embedded Processors	Power:[ps,pdf] Embed: [ps,pdf]	---
	W 11/17	MIDTERM II (5:30 - 8:30, Location 277 Cory) Pizza at La Val's afterwards.
14	M 11/22	23	IO Systems #1	[ppt,ps,pdf]	Ch 8
	W 11/24	24	IO Systems #2	[ppt,ps,pdf]	Ch 8
	Th 11/25	< Thanksgiving Holiday >
	F 11/26
15	M 11/29		No Class: work on projects
	W 12/1	25	Wrap-up Lecture: Look at all you have learned!	[ppt,ps,pdf]	--
16	Th 12/9		Oral Presentations 10-12 am and 1-3 pm			Projects Due 5pm
	M 12/13					Grades Posted