

CS152
Computer Architecture and Engineering
Lecture 1

Introduction and Five Components of a Computer

January 20, 1999

John Kubiawicz (www.cs.berkeley.edu/~kubitron)

lecture slides: <http://www-inst.eecs.berkeley.edu/~cs152/>

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.1

Overview

- **Intro to Computer Architecture (30 minutes)**
- **Administrative Matters (5 minutes)**
- **Course Style, Philosophy and Structure (15 min)**
- **Break (5 min)**
- **Organization and Anatomy of a Computer (25 min)**

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.2

What is “Computer Architecture”

Computer Architecture =
Instruction Set Architecture +
Machine Organization

1/20/99

©UCB Spring 1999


CS152 / Kubiawicz
Lec1.3

Instruction Set Architecture (subset of Computer Arch.)

... the attributes of a [computing] system as seen by the programmer, *i.e.* the conceptual structure and functional behavior, as distinct from the organization of the data flows and controls the logic design, and the physical implementation.

– Amdahl, Blaaw, and Brooks, 1964

- Organization of Programmable Storage
- Data Types & Data Structures: Encodings & Representations
- Instruction Set
- Instruction Formats
- Modes of Addressing and Accessing Data Items and Instructions
- Exceptional Conditions




1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.4

The Instruction Set: a Critical Interface



1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.5

Example ISAs (Instruction Set Architectures)

◦ Digital Alpha	(v1, v3)	1992-97
◦ HP PA-RISC	(v1.1, v2.0)	1986-96
◦ Sun Sparc	(v8, v9)	1987-95
◦ SGI MIPS	(MIPS I, II, III, IV, V)	1986-96
◦ Intel	(8086,80286,80386, 80486,Pentium, MMX, ...)	1978-96

1/20/99

©UCB Spring 1999


CS152 / Kubiawicz
Lec1.6

MIPS R3000 Instruction Set Architecture (Summary)


◦ Instruction Categories

- Load/Store
- Computational
- Jump and Branch
- Floating Point
 - coprocessor
- Memory Management
- Special

Registers



3 Instruction Formats: all 32 bits wide



1/20/99

Q: How many already exist in the MIPS ISA?

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.7

Organization

◦ Capabilities & Performance Characteristics of Principal Functional Units

- (e.g., Registers, ALU, Shifters, Logic Units, ...)

Logic Designer's View

ISA Level

FUs & Interconnect


◦ Ways in which these components are interconnected

◦ Information flows between components

◦ Logic and means by which such information flow is controlled.

◦ Choreography of FUs to realize the ISA

◦ Register Transfer Level (RTL) Description




1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.8

Example Organization

◦ TI SuperSPARC™ TMS390Z50 in Sun SPARCstation20




1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.9

What is “Computer Architecture”?




- Coordination of many **levels of abstraction**
- Under a rapidly **changing set of forces**
- Design, Measurement, **and** Evaluation

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.10

Forces on Computer Architecture



1/20/99

©UCB Spring 1999


CS152 / Kubiawicz
Lec1.11

Technology

DRAM chip capacity

Year	Size
1980	64 Kb
1983	256 Kb
1986	1 Mb
1989	4 Mb
1992	16 Mb
1996	64 Mb
1999	256 Mb
2002	1 Gb

Microprocessor Logic Density



- In ~1985 the single-chip processor (32-bit) and the single-board computer emerged
 - => workstations, personal computers, multiprocessors have been riding this wave since
- In the 2002+ timeframe, these may well look like mainframes compared single-chip computer (maybe 2 chips)

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.12

Technology => dramatic change

Processor

- logic capacity: about 30% per year
- clock rate: about 20% per year

Memory

- DRAM capacity: about 60% per year (4x every 3 years)
- Memory speed: about 10% per year
- Cost per bit: improves about 25% per year

Disk


- capacity: about 60% per year

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.13

Performance Trends




1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.14

Processor Performance (SPEC)



Did RISC win the technology battle and lose the market war?

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.15

Applications and Languages


- CAD, CAM, CAE, ...
- Lotus, DOS, ...
- Multimedia, ...
- The Web, ...
- JAVA, ...
- ???

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.16

Measurement and Evaluation



1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.17

Why do Computer Architecture?

- **CHANGE**
- **It's exciting!**
- **It has never been more exciting!**
- **It impacts every other aspect of electrical engineering and computer science**

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.18

CS152: Course Content

Computer Architecture and Engineering

Instruction Set Design	Computer Organization
Interfaces	Hardware Components
Compiler/System View	Logic Designer's View
-“Building Architect”	-“Construction Engineer”

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.19

CS152: So what's in it for me?

- **In-depth understanding of the inner-workings of modern computers, their evolution, and trade-offs present at the hardware/software boundary.**
 - Insight into fast/slow operations that are easy/hard to implement hardware
- **Experience with the *design process* in the context of a large complex (hardware) design.**
 - Functional Spec --> Control & Datapath --> Physical implementation
 - Modern CAD tools
- **Designer's "Conceptual" toolbox.**

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.20

Conceptual tool box?

- Evaluation Techniques
- Levels of translation (e.g., Compilation)
- Levels of Interpretation (e.g., Microprogramming)
- Hierarchy (e.g, registers, cache, mem,disk,tape)
- Pipelining and Parallelism
- Static / Dynamic Scheduling
- Indirection and Address Translation
- Synchronous and Asynchronous Control Transfer
- Timing, Clocking, and Latching
- CAD Programs, Hardware Description Languages, Simulation
- Physical Building Blocks (e.g., CLA)
- Understanding Technology Trends

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.21

Course Structure

- Design Intensive Class --- 75 to 150 hours per semester per student
MIPS Instruction Set ---> Standard-Cell implementation
- Modern CAD System (PowerView):
Schematic capture and Simulation
 - Design Description
 - Computer-based "breadboard"
 - Behavior over time
 - Before construction
- Lectures:
 - Review: 2 weeks on ISA, arithmetic
 - 1 week on technology & HDL
 - 5 weeks on Proc. Design
 - 3 weeks on Memory and I/O
 - 1 week on fast networks and multiprocessors
 - 1 week on Modern superscalar design
 - 2 weeks exams, presentations


1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.22

Typical Lecture Format

- 20-Minute Lecture
- 5- Minute Administrative Matters
- 25-Minute Lecture
- 5-Minute Break (water, stretch)
- 25-Minute Lecture
- Instructor will come to class early & stay after to answer questions



1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.23

Course Administration

- Instructor: John Kubiawicz (kubitron@cs)
676 Soda Hall
Office Hours(Tentative): M 3:30-5:00
- TAs: Oscar Gonzalez (oscar@dornfeld.me)
Victor Wen (vwen@cory.eecs)
- Labs: UNIX accounts on Soda machines
NT accounts in 119 Cory
- Materials: <http://www-inst.eecs.berkeley.edu/~cs152>
- Newsgroup: ucb.class.cs152
- Text: *Computer Organization and Design: The Hardware/Software Interface, Second Edition*, Patterson and Hennessy
 - Q: Need 2nd Edition?
yes! >> 50% text changed, all exersizes changed all examples modernized, new sections, ...

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.24

Course Exams

- Reduce the pressure of taking exams
 - **Midterms: (approximately) Wednesday March 3 and April 21**
 - 3 hrs to take 1.5-hr test (5:30-8:30 PM, 306 Soda).
 - Our goal: test knowledge vs. speed writing
 - Review meetings: Sunday before?
 - Both mid-terms can bring summary sheets
- Students/Staff meet over pizza after exam
 - Allow me to meet you
 - 1st time: I'll buy.

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.25

Course Workload

- Reasonable workload (if you have good work habits)
 - No final exam: Only 2 mid-terms
 - Every lab feeds into the project
 - Project teams have 4 or 5 members
- Spring 1995 HKN workload survey (1 to 5, 5 being hardest)

CS 150	4.2	CS 164	3.1
CS 152	3.4/3.5	CS 169	3.6
CS 162	3.9/4.0	CS 184	4.6
- Spring 1997 HKN workload survey (1 to 5, 5 being hardest)

CS 150	3.8	CS 164	4.0
CS 152	3.2	CS 169	3.2
CS 162	3.3	CS 184	3.3
- Revised Science/Design units: now 3 Science, 2 Design

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.26

Homework Assignments and Project

- Most assignment consists of two parts
 - Individual Effort: Exercises from the text book
 - Team Effort: Lab assignments
- Assignments go out on Wednesday
 - Exercises due on a later Monday at beginning of lecture
 - Labs reports due 5pm in box 283 soda hall.
- Lab Homeworks returned in discussion section
 - To spread computer workload
 - put section time on them homeworks
- Discussion sections start next week
 - 101 Tu 10-11 70 EVANS
 - 102 Tu 1-2 6 EVANS
- Must turn in survey to be considered enrolled

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.27

My Goal

- Show you how to understand modern computer architecture in its rapidly changing form.
- Show you how to design by leading you through the process on challenging design problems
- Learn how to test things.
- NOT to talk at you
- so...
 - ask questions
 - come to office hours
 - find me in the lab
 - ...

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.28

Project/Lab Summary

- **Workview runs on all NT workstations in Cory, but 119 Cory is primary CS152 lab.**
- **Lab assignments:**
 - Lab 1 Performance measurement, diagnostics (1 week)
 - Lab 2 C -> MIPS, SPIM (1 week)
 - Lab 3 Workview / Fast ALU Design (1 week)
 - Lab 4 Single Cycle Processor Design (2 weeks)
 - Lab 5 Pipelined Processor Design (2 weeks)
 - Lab 6 Cache & DMA Design (2 weeks)
 - Lab 7 *Open ended work for final project*
- **1-hour discussion section. May need 2 hours later in term so that can have project meetings in second hour (attendance required at project meetings);**
- **team in same section!**
- **Oral presentation and written report**

1/20/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec1.29

Grading

- **Grade breakdown**
 - Two Midterm Exams: 35% (combined)
 - Labs and Design Project: 35%
 - Homework Completion: 5%
 - Quizzes: 15%
 - Project Group Participation 5%
 - Class Participation: 5%
- **No late homeworks or labs: our goal grade, return in 1 week**
- **Grades posted on home page/glookup?**
 - Written/email request for changes to grades
 - **April 28 deadline to correct scores**
- **CS Division guideline upper division class GPA between 2.7 and 3.1.**
 - **average 152 grade will be a B or B+; set expectations accordingly**

1/20/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec1.30

Course Problems

- **Can't make midterm**
 - Tell early us and we will schedule alternate time
- **Forgot to turn in homework/ Dog ate computer**
 - NO late homeworks or labs.
- **What is cheating?**
 - Studying together in groups is encouraged
 - Work must be your own
 - Common examples of cheating: running out of time on a assignment and then pick up output, take homework from box and copy, person asks to borrow solution "just to take a look", copying an exam question, ...
 - Better off to skip assignment (7 Labs + 6 homeworks 20% of grade)

1/20/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec1.31

Class decides on penalties for cheating; staff enforces

- **Exercises (book):**
 - 0 for problem
 - 0 for homework assignment
 - subtract full value for assignment
 - subtract 2X full value for assignment
- **Labs leading to project (groups: only penalize individuals?)**
 - 0 for problem
 - 0 for homework assignment
 - subtract full value for assignment
 - subtract 2X full value for assignment
- **Exams**
 - 0 for problem
 - 0 for exam

1/20/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec1.32

Project Simulates Industrial Environment

- **Project teams have 4 or 5 members in same discussion section**
 - video lecture by Sun expert on working in groups
- **Communicate with colleagues (team members)**
 - What have you done?
 - What answers you need from others?
 - You must document your work!!!
 - Everyone must keep an on-line notebook
- **Communicate with supervisor (TAs)**
 - How is the team's plan?
 - Short progress reports are required:
 - What is the team's game plan?
 - What is each member's responsibility?

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.33

Things We Hope You Will Learn from 152

- **Keep it simple and make it work**
 - Fully test everything individually and then together
 - Retest everything whenever you make any changes
 - Last minute changes are big "no nos"
- **Group dynamics. Communication is the key to success:**
 - Be open with others of your expectations and your problems
 - Everybody should be there on design meetings when key decisions are made and jobs are assigned
- **Planning is very important:**
 - Promise what you can deliver; deliver more than you promise
 - Murphy's Law: things DO break at the last minute
 - Don't make your plan based on the best case scenarios
 - Freeze you design and don't make last minute changes
- **Never give up! It is not over until you give up.**

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.34

What you should know from 61C, 150

- **Basic machine structure**
 - processor, memory, I/O
- **Read and write basic C programs**
- **Read and write in an assembly language**
 - MIPS preferred
- **Understand the steps in a make file and what they do**
 - compile, link, load & execute
- **Understand the concept of virtual memory**
- **Logic design**
 - logical equations, schematic diagrams, FSMs, components

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.35

Getting into CS 152


- **If not preenrolled, Fill out petition form**
- **Fill out survey and return Monday in class**
- **Know the prerequisites**
 - CS 61C - assembly language and simple computer organization
 - CS 150 - Logic design
- **Prerequisite quiz on Monday 2/1; Pass/Fail**
 - UC doesn't always enforce prerequisites
 - TA's will hold review sessions in section next Tuesday+1 other time
 - Need to pass prerequisite quiz to take CS 152
 - Previous preq quizzes on web pages.

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.36

Levels of Representation (61C Review)




1/20/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec1.37

Levels of Organization



Workstation Design Target:
 25% of cost on Processor
 25% of cost on Memory
 (minimum memory size)
 Rest on I/O devices,
 power supplies, box




1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.38

Execution Cycle




1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.39

The SPARCstation 20




1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.40

The Underlying Interconnect




1/20/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec1.41

Processor and Caches




1/20/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec1.42

Memory




1/20/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec1.43

Input and Output (I/O) Devices




1/20/99


©UCB Spring 1999

CS152 / Kubiatiowicz
Lec1.44

Standard I/O Devices



- **SCSI = Small Computer Systems Interface**
- **A standard interface (IBM, Apple, HP, Sun ... etc.)**
- **Computers and I/O devices communicate with each other**
- **The hard disk is one I/O device resides on the SCSI Bus**




1/20/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec1.45

High Speed I/O Devices



- **SBus is SUN's own high speed I/O bus**
- **SS20 has four SBus slots where we can plug in I/O devices**
- **Example: graphics accelerator, video adaptor, ... etc.**
- **High speed and low speed are relative terms**




1/20/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec1.46

Slow Speed I/O Devices



- **There are only four SBus slots in SS20--"seats" are expensive**
- **The speed of some I/O devices is limited by human reaction time--very very slow by computer standard**
- **Examples: Keyboard and mouse**
- **No reason to use up one of the expensive SBus slot**



1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.47

Summary


- **All computers consist of five components**
 - Processor: (1) datapath and (2) control
 - (3) Memory
 - (4) Input devices and (5) Output devices
- **Not all "memory" are created equally**
 - Cache: fast (expensive) memory are placed closer to the processor
 - Main memory: less expensive memory--we can have more
- **Interfaces are where the problems are - between functional units and between the computer and the outside world**
- **Need to design against constraints of performance, power, area and cost**

1/20/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec1.48

Summary: Computer System Components



° All have interfaces & organizations