

CS152
Computer Architecture and Engineering
Lecture 5

VHDL, Multiply, Shift

Feb 8, 1999

John Kubitowicz (<http://cs.berkeley.edu/~kubitron>)

lecture slides: <http://www-inst.eecs.berkeley.edu/~cs152/>

2/8/99

©UCB Spring 1999

CS152 / Kubitowicz
Lec5.1

Today's Outline

- Review of Last lecture
- Intro to VHDL
- Administrative Issues
- on-line lab notebook
- Designing a Multiplier
- Booth's algorithm
- Shifters


2/8/99

©UCB Spring 1999

CS152 / Kubitowicz
Lec5.2

Review: ALU Design

- Bit-slice plus extra on the two ends
- Overflow means number too large for the representation
- Carry-look ahead and other adder tricks



2/8/99

©UCB Spring 1999

CS152 / Kubitowicz
Lec5.3

Review: Elements of the Design Process

- Divide and Conquer (e.g., ALU)
 - Formulate a solution in terms of simpler components.
 - Design each of the components (subproblems)
- Generate and Test (e.g., ALU)
 - Given a collection of building blocks, look for ways of putting them together that meets requirement
- Successive Refinement (e.g., multiplier, divider)
 - Solve "most" of the problem (i.e., ignore some constraints or special cases), examine and correct shortcomings.
- Formulate High-Level Alternatives (e.g., shifter)
 - Articulate many strategies to "keep in mind" while pursuing any one approach.
- Work on the Things you Know How to Do
 - The unknown will become "obvious" as you make progress.

2/8/99

©UCB Spring 1999

CS152 / Kubitowicz
Lec5.4

Review: Summary of the Design Process

Hierarchical Design to manage complexity

Top Down vs. Bottom Up vs. Successive Refinement


Importance of Design Representations:

Block Diagrams

Decomposition into Bit Slices


Truth Tables, K-Maps

Circuit Diagrams



Other Descriptions: state diagrams, timing diagrams, reg xfer, . . .

Optimization Criteria:



2/8/99

©UCB Spring 1999

CS152 / Kubiátowicz
Lec5.5

Review: Cost/Price and Online Notebook

◦ Cost and Price

- Die size determines chip cost: $\text{cost} \approx \text{die size}^{(\alpha + 1)}$
- Cost v. Price: business model of company, pay for engineers
- R&D must return \$8 to \$14 for every \$1 investor

◦ On-line Design Notebook

- Open a window and keep an editor running while you work; cut&paste
- Refer to the handout as an example
- Former CS 152 students (and TAs) say they use on-line notebook for programming as well as hardware design; one of most valuable skills

2/8/99

©UCB Spring 1999

CS152 / Kubiátowicz
Lec5.6

Representation Languages

Hardware Representation Languages:

- Block Diagrams: FUs, Registers, & Dataflows
 - Register Transfer Diagrams: Choice of busses to connect FUs, Regs
 - Flowcharts
 - State Diagrams
- Two different ways to describe sequencing & microoperations

Fifth Representation "Language": Hardware Description Languages

E.G., ISP' VHDL Verilog

hw modules described like programs with i/o ports, internal state, & parallel execution of assignment statements

Descriptions in these languages can be used as input to

- simulation systems "software breadboard"
- synthesis systems generate hw from high level description

"To Design is to Represent"

2/8/99

©UCB Spring 1999

CS152 / Kubiátowicz
Lec5.7

Simulation Before Construction

• "Physical Breadboarding"

discrete components/lower scale integration precedes actual construction of prototype

verify initial design concept

• No longer possible as designs reach higher levels of integration!

• Simulation Before Construction

high level constructs implies faster to construct

play "what if" more easily


limited performance accuracy, however

2/8/99

©UCB Spring 1999

CS152 / Kubiátowicz
Lec5.8

Levels of Description




2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.9

VHDL (VHSIC Hardware Description Language)

- Goals:
 - Support design, documentation, and simulation of hardware
 - Digital system level to gate level
 - "Technology Insertion"
- Concepts:
 - Design entity
 - Time-based execution model.



2/8/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec5.10

Interface

- Externally Visible Characteristics
 - Ports: channels of communication
 - (inputs, outputs, clocks, control)
 - Generic Parameters: define class of components
 - (timing characteristics, size, fan-out)

--- determined where instantiated or by default
- Internally Visible Characteristics
 - Declarations:
 - Assertions: constraints on all alternative bodies
 - (i.e., implementations)



2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.11

VHDL Example: nand gate

```
ENTITY nand is
  PORT (a,b: IN VLBIT; y: OUT VLBIT)
END nand
```

```
ARCHITECTURE behavioral OF nand is
BEGIN
  y <= a NAND b;
END behavioral;
```

- Entity describes interface
- Architecture give behavior, i.e., function
- y is a signal, not a variable
 - it changes when ever the inputs change
 - drive a signal
 - NAND process is in an infinite loop
- VLBit is 0, 1, X or Z

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.12

Modeling Delays

```
ENTITY nand is
  PORT (a,b: IN VLBIT; y: OUT VLBIT)
END nand
```

```
ARCHITECTURE behavioral OF nand is
BEGIN
  y <= a NAND b after 1 ns;
END behavioral;
```

- Model temporal, as well as functional behavior, with delays in signal statements; Time is one difference from programming languages
- y changes 1 ns after a or b changes
- This fixed delay is inflexible
 - hard to reflect changes in technology

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.13

Generic Parameters

```
ENTITY nand is
  GENERIC (delay: TIME := 1ns);
  PORT (a,b: IN VLBIT; y: OUT VLBIT)
END nand
ARCHITECTURE behavioral OF nand is
BEGIN
  y <= a NAND b AFTER delay;
END behavioral;
```

- Generic parameters provide default values
 - may be overridden on each instance
 - attach value to symbol as attribute
- Separate functional and temporal models
- How would you describe fix-delay + slope * load model?

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.14

Bit-vector data type

```
ENTITY nand32 is
  PORT (a,b: IN VLBIT_1D ( 31 downto 0);
        y: OUT VLBIT_1D ( 31 downto 0))
END nand32
```

```
ARCHITECTURE behavioral OF nand32 is
BEGIN
  y <= a NAND b;
END behavioral;
```

- VLBIT_1D (31 downto 0) is equivalent to powerview 32-bit bus
- Can convert it to a 32 bit integer

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.15

Arithmetic Operations

```
ENTITY add32 is
  PORT (a,b: IN VLBIT_1D ( 31 downto 0);
        y: OUT VLBIT_1D ( 31 downto 0))
END add32
```

```
ARCHITECTURE behavioral OF add32 is
BEGIN
  y <= addum(a, b) ;
END behavioral;
```

- addum (see VHDL ref. appendix C) adds two n-bit vectors to produce an n+1 bit vector
 - except when n = 32!

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.16

Control Constructs

```
entity MUX32X2 is
generic (output_delay : TIME := 4 ns);
port(A,B:   in  vlbit_1d(31 downto 0);
      DOUT:  out vlbit_1d(31 downto 0);
      SEL:   in  vlbit);
end MUX32X2;
```

- Process fires whenever is “sensitivity list” changes
- Evaluates the body sequentially
- VHDL provide case statements as well

```
architecture behavior of MUX32X2 is
begin
mux32x2_process: process(A, B, SEL)
begin
if (vlb2int(SEL) = 0) then
DOUT <= A after output_delay;
else
DOUT <= B after output_delay;
end if;
end process;
end behavior;
```

2/8/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec5.17

Administrative Matters

- broken-spim was online Saturday
- Final class list is online.
- On-line lab notebook is such a good idea, **its required!** (starting with Lab 3)
- Reading Chapter 4 now

2/8/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec5.18

MIPS arithmetic instructions

<u>Instruction</u>	<u>Example</u>	<u>Meaning</u>	<u>Comments</u>
◦ add	add \$1,\$2,\$3	\$1 = \$2 + \$3	3 operands; exception possible
◦ subtract	sub \$1,\$2,\$3	\$1 = \$2 - \$3	3 operands; exception possible
◦ add immediate	addi \$1,\$2,100	\$1 = \$2 + 100	+ constant; exception possible
◦ add unsigned	addu \$1,\$2,\$3	\$1 = \$2 + \$3	3 operands; no exceptions
◦ subtract unsigned	subu \$1,\$2,\$3	\$1 = \$2 - \$3	3 operands; no exceptions
◦ add imm. unsign.	addiu \$1,\$2,100	\$1 = \$2 + 100	+ constant; no exceptions
◦ multiply	mult \$2,\$3	Hi, Lo = \$2 x \$3	64-bit signed product
◦ multiply unsigned	multu \$2,\$3	Hi, Lo = \$2 x \$3	64-bit unsigned product
◦ divide	div \$2,\$3	Lo = \$2 ÷ \$3, Hi = \$2 mod \$3	Lo = quotient, Hi = remainder
◦ divide unsigned	divu \$2,\$3	Lo = \$2 ÷ \$3, Hi = \$2 mod \$3	Unsigned quotient & remainder
◦ Move from Hi	mfhi \$1	\$1 = Hi	Used to get copy of Hi
◦ Move from Lo	mflo \$1	\$1 = Lo	Used to get copy of Lo

2/8/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec5.19

MULTIPLY (unsigned)

- Paper and pencil example (unsigned):

Multiplicand	1000
Multiplier	<u>1001</u>
	1000
	0000
	0000
	1000
Product	<u>01001000</u>


- m bits x n bits = m+n bit product
- Binary makes it easy:
 - 0 => place 0 (0 x multiplicand)
 - 1 => place a copy (1 x multiplicand)
- 4 versions of multiply hardware & algorithm:
 - successive refinement

2/8/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec5.20

Unsigned Combinational Multiplier




- Stage i accumulates $A * 2^i$ if $B_i == 1$
- Q: How much hardware for 32 bit multiplier? Critical path?

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.21

How does it work?



- at each stage shift A left ($\times 2$)
- use next bit of B to determine whether to add in shifted multiplicand
- accumulate $2n$ bit partial product at each stage


2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.22

Unsigned shift-add multiplier (version 1)

- 64-bit Multiplicand reg, 64-bit ALU, 64-bit Product reg, 32-bit multiplier reg




Multiplier = datapath + control

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.23

Multiply Algorithm Version 1



2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.24

Observations on Multiply Version 1

- 1 clock per cycle => ≈ 100 clocks per multiply
 - Ratio of multiply to add 5:1 to 100:1
- 1/2 bits in multiplicand always 0
=> 64-bit adder is wasted
- 0's inserted in left of multiplicand as shifted
=> least significant bits of product never changed once formed
- Instead of shifting multiplicand to left, shift product to right?


2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.25

MULTIPLY HARDWARE Version 2

- **32-bit** Multiplicand reg, **32-bit** ALU, **64-bit** Product reg, **32-bit** Multiplier reg




2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.26

How to think of this?

Remember original combinational multiplier:




2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.27

Simply warp to let product move right...




- Multiplicand stay's still and product moves right

2/8/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec5.28

Multiply Algorithm Version 2



Still more wasted space!




Observations on Multiply Version 2

- ° Product register wastes space that exactly matches size of multiplier
=> combine Multiplier register and Product register


MULTIPLY HARDWARE Version 3

- ° 32-bit Multiplicand reg, 32-bit ALU, 64-bit Product reg, (0-bit Multiplier reg)



Multiply Algorithm Version 3

Multiplicand Product
0010 0000 0011



2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.33

Observations on Multiply Version 3

- 2 steps per bit because Multiplier & Product combined
- MIPS registers Hi and Lo are left and right half of Product
- Gives us MIPS instruction MultU
- How can you make it faster?
- What about signed multiplication?
 - easiest solution is to make both positive & remember whether to complement product when done (leave out the sign bit, run for 31 steps)
 - apply definition of 2's complement
 - need to sign-extend partial products and subtract at the end
 - Booth's Algorithm is elegant way to multiply signed numbers using same hardware as before and save cycles
 - can handle multiple bits at a time

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.34

Motivation for Booth's Algorithm

- Example $2 \times 6 = 0010 \times 0110$:

x	0010	
	0110	
+	0000	shift (0 in multiplier)
+	0010	add (1 in multiplier)
+	0010	add (1 in multiplier)
+	0000	shift (0 in multiplier)
	00001100	

- ALU with add or subtract gets same result in more than one way:

$$6 = -2 + 8$$

$$0110 = -00010 + 01000 = 11110 + 01000$$

- For example

x	0010	
	0110	
-	0000	shift (0 in multiplier)
-	0010	sub (first 1 in multpl.)
.	0000	shift (mid string of 1s)
.	0010	add (prior step had last
1)	00001100	

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.35

Booth's Algorithm

end of run middle of run beginning of run
0
1
1
1
0

Current Bit	Bit to the Right	Explanation	Example	Op
1	0	Begins run of 1s	000111 <u>1</u> 000	sub
1	1	Middle of run of 1s	000111 <u>1</u> 000	none
0	1	End of run of 1s	00 <u>0</u> 111000	add
0	0	Middle of run of 0s	00 <u>0</u> 111000	none

Originally for Speed (when shift was faster than add)

- Replace a string of 1s in multiplier with an initial subtract when we first see a one and then later add for the bit after the last one

$$\begin{array}{r}
 -1 \\
 + 10000 \\
 \hline
 01111
 \end{array}$$

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.36

Booths Example (2 x 7)

Operation	Multiplicand	Product	next?
0. initial value	0010	0000 0111 0	10 -> sub
1a. P = P - m	1110	+ 1110 1110 0111 0	shift P (sign ext)
1b.	0010	1111 0011 1	11 -> nop, shift
2.	0010	1111 1001 1	11 -> nop, shift
3.	0010	1111 1100 1	01 -> add
4a.	0010	+ 0010 0001 1100 1	shift
4b.	0010	0000 1110 0	done

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.37

Booths Example (2 x -3)

Operation	Multiplicand	Product	next?
0. initial value	0010	0000 1101 0	10 -> sub
1a. P = P - m	1110	+ 1110 1110 1101 0	shift P (sign ext)
1b.	0010	1111 0110 1 + 0010	01 -> add
2a.		0001 0110 1	shift P
2b.	0010	0000 1011 0 + 1110	10 -> sub
3a.	0010	1110 1011 0	shift
3b.	0010	1111 0101 1	11 -> nop
4a		1111 0101 1	shift
4b.	0010	1111 1010 1	done

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.38

MIPS logical instructions

Instruction	Example	Meaning	Comment
and	and \$1,\$2,\$3	\$1 = \$2 & \$3	3 reg. operands; Logical AND
or	or \$1,\$2,\$3	\$1 = \$2 \$3	3 reg. operands; Logical OR
xor	xor \$1,\$2,\$3	\$1 = \$2 ⊕ \$3	3 reg. operands; Logical XOR
nor	nor \$1,\$2,\$3	\$1 = ~(\$2 \$3)	3 reg. operands; Logical NOR
and immediate	andi \$1,\$2,10	\$1 = \$2 & 10	Logical AND reg, constant
or immediate	ori \$1,\$2,10	\$1 = \$2 10	Logical OR reg, constant
xor immediate	xori \$1, \$2,10	\$1 = ~\$2 & ~10	Logical XOR reg, constant
shift left logical	sll \$1,\$2,10	\$1 = \$2 << 10	Shift left by constant
shift right logical	srl \$1,\$2,10	\$1 = \$2 >> 10	Shift right by constant
shift right arithm.	sra \$1,\$2,10	\$1 = \$2 >> 10	Shift right (sign extend)
shift left logical	sllv \$1,\$2,\$3	\$1 = \$2 << \$3	Shift left by variable
shift right logical	srlv \$1,\$2, \$3	\$1 = \$2 >> \$3	Shift right by variable
shift right arithm.	srav \$1,\$2, \$3	\$1 = \$2 >> \$3	Shift right arith. by variable

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.39

Shifters

Two kinds:

logical-- value shifted in is always "0"
 "0" → msb lsb ← "0"

arithmetic-- on right shifts, sign extend
msb lsb ← "0"


Note: these are single bit shifts. A given instruction might request 0 to 32 bits to be shifted!

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.40

Combinational Shifter from MUXes




- What comes in the MSBs?
- How many levels for 32-bit shifter?
- What if we use 4-1 Muxes ?

2/8/99 ©UCB Spring 1999

CS152 / Kubiatiowicz
Lec5.41

General Shift Right Scheme using 16 bit example



If added Right-to-left connections could support Rotate (not in MIPS but found in ISAs)


2/8/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec5.42

Funnel Shifter

Instead Extract 32 bits of 64.



- Shift A by i bits (sa= shift right amount)
- Logical: Y = 0, X=A, sa=i
- Arithmetic? Y = _, X=_, sa=_
- Rotate? Y = _, X=_, sa=_
- Left shifts? Y = _, X=_, sa=_


2/8/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec5.43

Barrel Shifter

Technology-dependent solutions: transistor per switch



2/8/99

©UCB Spring 1999

CS152 / Kubiatiowicz
Lec5.44

Divide: Paper & Pencil

```

      1001      Quotient
  Divisor 1000 | 1001010      Dividend
                -1000
                10
                 101
                 1010
                 -1000
                 10      Remainder (or Modulo result)
  
```

See how big a number can be subtracted, creating quotient bit on each step

Binary => 1 * divisor or 0 * divisor

Dividend = Quotient x Divisor + Remainder
=> | Dividend | = | Quotient | + | Divisor |

3 versions of divide, successive refinement


2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.45

DIVIDE HARDWARE Version 1

- 64-bit Divisor reg, 64-bit ALU, 64-bit Remainder reg, 32-bit Quotient reg



2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.46

Divide Algorithm Version 1

Start: Place Dividend in Remainder

°Takes n+1 steps for n-bit Quotient & Rem.

Remainder 0000 Quotient 0111 Divisor 0010 0000

1. Subtract the Divisor register from the Remainder register, and place the result in the Remainder register.

Test Remainder
Remainder ≥ 0 Remainder < 0

2a. Shift the Quotient register to the left setting the new rightmost bit to 1.

2b. Restore the original value by adding the Divisor register to the Remainder register, & place the sum in the Remainder register. Also shift the Quotient register to the left, setting the new least significant bit to 0.

3. Shift the Divisor register right 1 bit.

n+1 repetition? No: < n+1 repetitions

Yes: n+1 repetitions (n = 4 here)

Done

2/8/99

CS152 / Kubiawicz
Lec5.47

Observations on Divide Version 1

- 1/2 bits in divisor always 0
=> 1/2 of 64-bit adder is wasted
=> 1/2 of divisor is wasted
- Instead of shifting divisor to right, shift remainder to left?
- 1st step cannot produce a 1 in quotient bit (otherwise too big)
=> switch order to shift first and then subtract, can save 1 iteration


2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.48

DIVIDE HARDWARE Version 2

- **32-bit** Divisor reg, **32-bit** ALU, **64-bit** Remainder reg, **32-bit** Quotient reg




2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.49

Divide Algorithm Version 2

Remainder Quotient Divisor
0000 0111 0000 0010



2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.50

Observations on Divide Version 2

- Eliminate Quotient register by combining with Remainder as shifted left
 - Start by shifting the Remainder left as before.
 - Thereafter loop contains only two steps because the shifting of the Remainder register shifts both the remainder in the left half and the quotient in the right half
 - The consequence of combining the two registers together and the new order of the operations in the loop is that the remainder will shifted left one time too many.
 - Thus the final correction step must shift back only the remainder in the left half of the register


2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.51

DIVIDE HARDWARE Version 3

- **32-bit** Divisor reg, **32-bit** ALU, **64-bit** Remainder reg, **0-bit** Quotient reg




2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.52

Divide Algorithm Version 3



Observations on Divide Version 3

- Same Hardware as Multiply: just need ALU to add or subtract, and 63-bit register to shift left or shift right
- Hi and Lo registers in MIPS combine to act as 64-bit register for multiply and divide
- Signed Divides: Simplest is to remember signs, make positive, and complement quotient and remainder if necessary
 - Note: Dividend and Remainder must have same sign
 - Note: Quotient negated if Divisor sign & Dividend sign disagree e.g., $-7 \div 2 = -3$, remainder = -1
- Possible for quotient to be too large: if divide 64-bit integer by 1, quotient is 64 bits ("called saturation")

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.54

Summary

- Intro to VHDL
 - a language to describe hardware
 - entity = symbol, architecture ~ schematic, signals = wires
 - behavior can be higher level
 - $x \leq \text{boolean_expression}(A,B,C,D)$;
 - Has time as concept
 - Can activate when inputs change, not specifically invoked
 - Inherently parallel
- Multiply: successive refinement to see final design
 - 32-bit Adder, 64-bit shift register, 32-bit Multiplicand Register
 - Booth's algorithm to handle signed multiplies
 - There are algorithms that calculate many bits of multiply per cycle (see exercises 4.36 to 4.39 in COD)
- Shifter: success refinement 1/bit at a time shift register to barrel shifter
- What's Missing from MIPS is Divide & Floating Point Arithmetic:

2/8/99 Next time the Pentium Bug ©UCB Spring 1999

CS152 / Kubiawicz
Lec5.55

To Get More Information

- Chapter 4 of your text book:
 - David Patterson & John Hennessy, "Computer Organization & Design," Morgan Kaufmann Publishers, 1994.
- David Winkel & Franklin Prosser, "The Art of Digital Design: An Introduction to Top-Down Design," Prentice-Hall, Inc., 1980.
- Kai Hwang, "Computer Arithmetic: Principles, architecture, and design", Wiley 1979

2/8/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec5.56