

CS152
Computer Architecture and Engineering
Lecture 8

Designing Single Cycle Control

Feb 22, 1999

John Kubiawicz (<http://cs.berkeley.edu/~kubitron>)

lecture slides: <http://www-inst.eecs.berkeley.edu/~cs152/>

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.1

Recap: Summary from last time

- **5 steps to design a processor**
 - 1. Analyze instruction set => datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - 5. Assemble the control logic
- **MIPS makes it easier**
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates
- **Single cycle datapath => CPI=1, CCT => long**


2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.2

Recap: The MIPS Instruction Formats

- All MIPS instructions are 32 bits long. The three instruction formats:



- The different fields are:
 - **op**: operation of the instruction
 - **rs, rt, rd**: the source and destination registers specifier
 - **shamt**: shift amount
 - **funct**: selects the variant of the operation in the “op” field
 - **address / immediate**: address offset or immediate value
 - **target address**: target address of the jump instruction

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.3

Recap: The MIPS Subset

- **ADD and subtract**
 - add rd, rs, rt
 - sub rd, rs, rt

31	26	21	16	11	6	0
op	rs	rt	rd	shamt	funct	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	
- **OR Imm:**
 - ori rt, rs, imm16

31	26	21	16	0	
op	rs	rt	immediate		
6 bits	5 bits	5 bits	16 bits		
- **LOAD and STORE**
 - lw rt, rs, imm16
 - sw rt, rs, imm16
- **BRANCH:**
 - beq rs, rt, imm16


2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.4


Recap: A Single Cycle Datapath

- We have everything except control signals (underline)
 - Today's lecture will show you how to generate the control signals



The Big Picture: Where are We Now?

- The Five Classic Components of a Computer



- Today's Topic: Designing the Control for the Single Cycle Datapath

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz Lec8.6

Outline of Today's Lecture


- Recap and Introduction (10 minutes)
- Control for Register-Register & Or Immediate instructions (10 minutes)
- Questions and Administrative Matters (5 minutes)
- Control signals for Load, Store, Branch, & Jump (15 minutes)
- Building a local controller: ALU Control (10 minutes)
- Break (5 minutes)
- The main controller (20 minutes)
- Summary (5 minutes)

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz Lec8.7

RTL: The Add Instruction



- add rd, rs, rt

- mem[PC]

Fetch the instruction from memory

- $R[rd] \leftarrow R[rs] + R[rt]$

The actual operation

- $PC \leftarrow PC + 4$

Calculate the next instruction's address


2/22/99

©UCB Spring 1999

CS152 / Kubiawicz Lec8.8

Instruction Fetch Unit at the Beginning of Add

- Fetch the instruction from Instruction memory: $\text{Instruction} \leftarrow \text{mem}[\text{PC}]$
 - This is the same for all instructions




2/22/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec8.9

The Single Cycle Datapath during Add



- $R[\text{rd}] \leftarrow R[\text{rs}] + R[\text{rt}]$




2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.10

Instruction Fetch Unit at the End of Add

- $\text{PC} \leftarrow \text{PC} + 4$
 - This is the same for all instructions except: Branch and Jump




2/22/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec8.11

The Single Cycle Datapath during Or Immediate




- $R[\text{rt}] \leftarrow R[\text{rs}] \text{ or } \text{ZeroExt}[\text{Imm16}]$




2/22/99

CS152 / Kubiawicz
Lec8.12


The Single Cycle Datapath during Or Immediate




◦ $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[\text{Imm16}]$



The Single Cycle Datapath during Load




◦ $R[rt] \leftarrow \text{Data Memory } \{R[rs] + \text{SignExt}[\text{imm16}]\}$




Questions and Administrative Matters

- Tomorrow: select groups for labs 4--7.
 - Unbalanced sections. Volunteers to come to afternoon?
 - If you don't come to section tomorrow, you may end up in random group.
- Midterm next Wednesday 3/3:
 - 5:30pm to 8:30pm, 277 Cory Hall
 - Make-up quiz on Tuesday
 - No class on that day
- Midterm reminders:
 - Pencil, calculator, two 8.5" x 11" pages of handwritten notes
 - Sit in every other chair, every other row (odd row & odd seat)
- Meet at LaVal's pizza after the midterm
 - Need a headcount. How many are definitely coming?


The Single Cycle Datapath during Store




◦ $\text{Data Memory } \{R[rs] + \text{SignExt}[\text{imm16}]\} \leftarrow R[rt]$



The Single Cycle Datapath during Store



◦ Data Memory {R[rs] + SignExt[imm16]} <- R[rt]




2/22/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec8.17

The Single Cycle Datapath during Branch



◦ if (R[rs] - R[rt] == 0) then Zero <- 1 ; else Zero <- 0




2/22/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec8.18

Instruction Fetch Unit at the End of Branch



◦ if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4 ; else PC = PC + 4




2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.19

Step 4: Given Datapath: RTL -> Control



2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.20

A Summary of Control Signals

inst	Register Transfer	
ADD	$R[rd] \leftarrow R[rs] + R[rt];$	$PC \leftarrow PC + 4$
	ALUSrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"	
SUB	$R[rd] \leftarrow R[rs] - R[rt];$	$PC \leftarrow PC + 4$
	ALUSrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "+4"	
Ori	$R[rt] \leftarrow R[rs] + \text{zero_ext}(\text{Imm16});$	$PC \leftarrow PC + 4$
	ALUSrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4"	
LOAD	$R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})];$	$PC \leftarrow PC + 4$
	ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4"	
STORE	$\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs];$	$PC \leftarrow PC + 4$
	ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemWr, nPC_sel = "+4"	
BEQ	if ($R[rs] == R[rt]$) then $PC \leftarrow PC + \text{sign_ext}(\text{Imm16})$ 00 else $PC \leftarrow PC + 4$	
	nPC_sel = "Br", ALUctr = "sub"	

2/22/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec8.21

A Summary of the Control Signals

See Appendix A

	func	10 0000	10 0010	We Don't Care :-)				
	op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
		add	sub	ori	lw	sw	beq	jump
RegDst		1	1	0	0	x	x	x
ALUSrc		0	0	1	1	1	0	x
MemtoReg		0	0	0	1	x	x	x
RegWrite		1	1	1	1	0	0	0
MemWrite		0	0	0	0	1	0	0
nPCsel		0	0	0	0	0	1	0
Jump		0	0	0	0	0	0	1
ExtOp		x	x	0	1	1	x	x
ALUctr<2:0>		Add	Subtract	Or	Add	Add	Subtract	xxx




2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.22

The Concept of Local Decoding

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx




2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.23

The Encoding of ALUop



- In this exercise, ALUop has to be 2 bits wide to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, and (4) Subtract
- To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)


	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

2/22/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec8.24

The Decoding of the "func" Field




	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx



P. 286 text:

func<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	Add
001	Subtract
010	And
110	Or
111	Set-on-less-than

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.25

The Truth Table for ALUctr

ALUop (Symbolic)	R-type	ori	lw	sw	beq
	"R-type"	Or	Add	Add	Subtract
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01

func<3:0>	Instruction Op.
0000	and
0010	subtract
0100	add
0101	or
1010	set-on-less-than

ALUop			func				ALU Operation	ALUctr		
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>		bit<2>	bit<1>	bit<0>
0	0	0	x	x	x	x	Add	0	1	0
0	x	1	x	x	x	x	Subtract	1	1	0
0	1	x	x	x	x	x	Or	0	0	1
1	x	x	0	0	0	0	Add	0	1	0
1	x	x	0	0	1	0	Subtract	1	1	0
1	x	x	0	1	0	0	And	0	0	0
1	x	x	0	1	0	1	Or	0	0	1
1	x	x	1	0	1	0	Set on <	1	1	1

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.26

The Logic Equation for ALUctr<2>

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

This makes func<3> a don't care

$$\circ \text{ALUctr<2>} = \text{!ALUop<2>} \& \text{ALUop<0>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}$$

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.27

The Logic Equation for ALUctr<1>

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	0	x	x	x	x	1
0	x	1	x	x	x	x	1
1	x	x	0	0	0	0	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

$$\circ \text{ALUctr<1>} = \text{!ALUop<2>} \& \text{!ALUop<0>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{!func<0>}$$

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.28

The Logic Equation for ALUctr<0>

ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	x	x	x	x	x	1
1	x	x	0	1	0	1	1
1	x	x	1	0	1	0	1


- ° $ALUctr<0> = !ALUop<2> \& ALUop<0>$
 $+ ALUop<2> \& !func<3> \& func<2> \& !func<1> \& func<0>$
 $+ ALUop<2> \& func<3> \& !func<2> \& func<1> \& !func<0>$

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.29

The ALU Control Block



- ° $ALUctr<2> = !ALUop<2> \& ALUop<0> +$
 $ALUop<2> \& !func<2> \& func<1> \& !func<0>$
- ° $ALUctr<1> = !ALUop<2> \& !ALUop<0> +$
 $ALUop<2> \& !func<2> \& !func<0>$
- ° $ALUctr<0> = !ALUop<2> \& ALUop<0>$
 $+ ALUop<2> \& !func<3> \& func<2> \& !func<1> \& func<0>$
 $+ ALUop<2> \& func<3> \& !func<2> \& func<1> \& !func<0>$

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.30

Step 5: Logic for each control signal

- ° $nPC_sel \leq \text{if } (OP == BEQ) \text{ then "Br" else "+4"}$
- ° $ALUsrc \leq \text{if } (OP == \text{"Rtype"}) \text{ then "regB" else "immed"}$
- ° $ALUctr \leq \text{if } (OP == \text{"Rtype"}) \text{ then } func$
 $\text{elseif } (OP == ORI) \text{ then "OR"}$
 $\text{elseif } (OP == BEQ) \text{ then "sub"}$
 else "add"
- ° $ExtOp \leq \underline{\hspace{2cm}}$
- ° $MemWr \leq \underline{\hspace{2cm}}$
- ° $MemtoReg \leq \underline{\hspace{2cm}}$
- ° $RegWr: \leq \underline{\hspace{2cm}}$
- ° $RegDst: \leq \underline{\hspace{2cm}}$

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.31

Step 5: Logic for each control signal


- ° $nPC_sel \leq \text{if } (OP == BEQ) \text{ then "Br" else "+4"}$
- ° $ALUsrc \leq \text{if } (OP == \text{"Rtype"}) \text{ then "regB" else "immed"}$
- ° $ALUctr \leq \text{if } (OP == \text{"Rtype"}) \text{ then } func$
 $\text{elseif } (OP == ORI) \text{ then "OR"}$
 $\text{elseif } (OP == BEQ) \text{ then "sub"}$
 else "add"
- ° $ExtOp \leq \text{if } (OP == ORI) \text{ then "zero" else "sign"}$
- ° $MemWr \leq (OP == Store)$
- ° $MemtoReg \leq (OP == Load)$
- ° $RegWr: \leq \text{if } ((OP == Store) \parallel (OP == BEQ)) \text{ then } 0 \text{ else } 1$
- ° $RegDst: \leq \text{if } ((OP == Load) \parallel (OP == ORI)) \text{ then } 0 \text{ else } 1$

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.32

The "Truth Table" for the Main Control



op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
nPC_sel	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUOp <2>	1	0	0	0	0	x
ALUOp <1>	0	1	0	0	0	x
ALUOp <0>	0	0	0	0	1	x

2/22/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec8.33

The "Truth Table" for RegWrite


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0

° RegWrite = R-type + ori + lw

= !op<5> & !op<4> & !op<3> & !op<2> & !op<1> & !op<0> (R-type)

+ !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0> (ori)

+ op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)




2/22/99

©UCB Spring 1999



CS152 / Kubiawicz
Lec8.34

PLA Implementation of the Main Control



2/22/99


A Real MIPS Datapath (CNS T0)




2/22/99

Kubiawicz
Lec8.36

Putting it All Together: A Single Cycle Processor



Worst Case Timing (Load)




Drawback of this Single Cycle Processor

- Long cycle time:
 - Cycle time must be long enough for the load instruction:
 - PC's Clock -to-Q +
 - Instruction Memory Access Time +
 - Register File Access Time +
 - ALU Delay (address calculation) +
 - Data Memory Access Time +
 - Register File Setup Time +
 - Clock Skew
- Cycle time for load is much longer than needed for all other instructions

Summary

- Single cycle datapath => CPI=1, CCT => long
- 5 steps to design a processor
 1. Analyze instruction set => datapath requirements
 2. Select set of datapath components & establish clock methodology
 3. Assemble datapath meeting the requirements
 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 5. Assemble the control logic
- Control is the hard part
- MIPS makes control easier
 - Instructions same size
 - Source registers always in same place
 - immediates same size, location
 - Operations always on registers/immediates



Where to get more information?

- Chapter 5.1 to 5.3 of your text book:
 - David Patterson and John Hennessy, “Computer Organization & Design: The Hardware / Software Interface,” Second Edition, Morgan Kaufman Publishers, San Mateo, California, 1998.
- One of the best PhD thesis on processor design:
 - Manolis Katevenis, “Reduced Instruction Set Computer Architecture for VLSI,” PhD Dissertation, EECS, U C Berkeley, 1982.
- For a reference on the MIPS architecture:
 - Gerry Kane, “MIPS RISC Architecture,” Prentice Hall.