

CS 152
Computer Architecture and Engineering
Lecture 9

Designing a Multicycle Processor

Feb 24, 1999

John Kubiatowicz (<http://cs.berkeley.edu/~kubitron>)

lecture slides: <http://www-inst.eecs.berkeley.edu/~cs152/>


2/24/99

©UCB Spring 1999

CS152 / Kubiatowicz
Lec9.1

Recap: Processor Design is a Process

- Bottom-up
 - assemble components in target technology to establish critical timing
- Top-down
 - specify component behavior from high-level requirements
- Iterative refinement
 - establish partial solution, expand and improve




2/24/99

©UCB Spring 1999

CS152 / Kubiatowicz
Lec9.2

Recap: A Single Cycle Datapath




2/24/99

©UCB Spring 1999

CS152 / Kubiatowicz
Lec9.3

Recap: The "Truth Table" for the Main Control




op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUOp <2>	1	0	0	0	0	x
ALUOp <1>	0	1	0	0	0	x
ALUOp <0>	0	0	0	0	1	x

2/24/99


©UCB Spring 1999

CS152 / Kubiatowicz
Lec9.4

Recap: PLA Implementation of the Main Control




Recap: Systematic Generation of Control



- In our single-cycle processor, each instruction is realized by exactly one control command or “microinstruction”
 - in general, the controller is a finite state machine
 - microinstruction can also control sequencing (see later)

The Big Picture: Where are We Now?

- The Five Classic Components of a Computer




- Today’s Topic: Designing the Datapath for the Multiple Clock Cycle Datapath

Outline of Today’s Lecture

- Recap: single cycle processor
 - VHDL versions
 - Faster designs
 - Multicycle Datapath
 - Performance Analysis
 - Multicycle Control
- 2/24/99 ©UCB Spring 1999 CS152 / Kubiatiowicz Lec9.8

Behavioral models of Datapath Components

```
entity adder16 is
generic (ccOut_delay : TIME := 12 ns;
  adderOut_delay: TIME := 12 ns);
port(A, B: in vbit_1d(15 downto 0);
  DOUT: out vbit_1d(15 downto 0);
  CIN: in vbit;
  COUT: out vbit);
end adder16;
```



```
architecture behavior of adder32 is
begin
  adder16_process: process(A, B, CIN)

    variable tmp : vbit_1d(18 downto 0);
    variable adder_out : vbit_1d(31 downto 0);
    variable carry: vbit;

  begin
    tmp := addum (addum (A, B), CIN);
    adder_out := tmp(15 downto 0);
    carry :=tmp(16);

    COUT <= carry after ccOut_delay;
    DOUT <= adder_out after adderOut_delay;
  end process;
end behavior;
```

2/24/99

©UCB Spring 1999

CS152 / KubiatoWicz
Lec9.9

Behavioral Specification of Control Logic

```
entity maincontrol is
port(opcode: in vbit_1d(5 downto 0);
  equal_cond: in vbit;

  extop out vbit;
  ALUsrc out vbit;
  ALUop out vbit_1d(1 downto 0);
  MEMwr out vbit;
  MemtoReg out vbit;
  RegWr out vbit;
  RegDst out vbit;
  nPC out vbit;
end maincontrol;
```

```
architecture behavior of maincontrol is
begin
  control: process(opcode,equal_cond)
  constant ORIop: vbit_1d(5 downto 0) := "001101";
  begin
    -- extop only 0 (no extend) for ORI inst
    case opcode is
      when ORIop => extop <= 0;
      when others => extop <= 1;
    end case;
  end process;
end behavior;
```


- Decode / Control-store address modeled by Case statement
- Each arm drives control signals for that operation
 - just like the microinstruction
 - either can be symbolic

2/24/99

©UCB Spring 1999

CS152 / KubiatoWicz
Lec9.10

Abstract View of our single cycle processor



- looks like a FSM with PC as state


2/24/99

©UCB Spring 1999


CS152 / KubiatoWicz
Lec9.11

What's wrong with our CPI=1 processor?


Arithmetic & Logical



Load



Store



Branch



- Long Cycle Time
- All instructions take as much time as the slowest
- Real memory is not as nice as our idealized memory
 - cannot always get the job done in one (short) cycle


2/24/99

©UCB Spring 1999

CS152 / KubiatoWicz
Lec9.12


Memory Access Time

- Physics => fast memories are small (large memories are slow)



- question: register file vs. memory

- => Use a hierarchy of memories



2/24/99


©UCB Spring 1999

CS152 / Kubiawicz

Lec9.13

Reducing Cycle Time

- Cut combinational dependency graph and insert register / latch
- Do same work in two fast cycles, rather than one slow one
- May be able to short-circuit path and remove some components for some instructions!



2/24/99


©UCB Spring 1999

CS152 / Kubiawicz

Lec9.14

Basic Limits on Cycle Time

- Next address logic
 - $PC \leftarrow \text{branch} ? PC + \text{offset} : PC + 4$
- Instruction Fetch
 - $\text{InstructionReg} \leftarrow \text{Mem}[PC]$
- Register Access
 - $A \leftarrow R[\text{rs}]$
- ALU operation
 - $R \leftarrow A + B$



2/24/99


©UCB Spring 1999

CS152 / Kubiawicz

Lec9.15

Partitioning the CPI=1 Datapath

- Add registers between smallest steps




2/24/99

©UCB Spring 1999

CS152 / Kubiawicz

Lec9.16

Example Multicycle Datapath



◦ Critical Path ?

2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.17

Administrative Issues

- Read Chapter 5
- Tapes now available in 205 McLaughlin Hall
- This lecture and next one slightly different from the book
- Midterm next Wednesday 3/3/99:
 - 5:30pm to 8:30pm, 277 Cory
 - No class on that day
- Midterm reminders:
 - Pencil, calculator, one 8.5" x 11" (both sides) of handwritten notes
 - Sit in every other chair, every other row (odd row & odd seat)
- Meet at LaVal's pizza after the midterm

2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.18

Recall: Step-by-step Processor Design

Step 1: ISA => Logical Register Transfers

Step 2: Components of the Datapath

Step 3: RTL + Components => Datapath

Step 4: Datapath + Logical RTs => Physical RTs

Step 5: Physical RTs => Control

2/24/99

©UCB Spring 1999



CS152 / Kubiawicz
Lec9.19

Step 4: R-type (add, sub, ...)

- Logical Register Transfer

<i>inst</i>	Logical Register Transfers
ADDU	$R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4$

- Physical Register Transfers



2/24/99

©UCB Spring 1999


CS152 / Kubiawicz
Lec9.20

Step 4: Logical immed

- Logical Register Transfer inst Logical Register Transfers
ORI $R[rt] \leftarrow R[rs] \text{ OR } ZExt(Im16); PC \leftarrow PC + 4$

- Physical Register Transfers

<u>inst</u>	<u>Physical Register Transfers</u>
	IR $\leftarrow MEM[pc]$
ORI	A $\leftarrow R[rs]; B \leftarrow R[rt]$
	S $\leftarrow A \text{ or } ZExt(Im16)$
	R[rt] $\leftarrow S; PC \leftarrow PC + 4$




2/24/99 ©UCB Spring 1999 CS152 / Kubiawicz Lec9.21

Step 4 : Load

- Logical Register Transfer inst Logical Register Transfers
LW $R[rt] \leftarrow MEM[R[rs] + SExt(Im16)]; PC \leftarrow PC + 4$

- Physical Register Transfers

<u>inst</u>	<u>Physical Register Transfers</u>
	IR $\leftarrow MEM[pc]$
LW	A $\leftarrow R[rs]; B \leftarrow R[rt]$
	S $\leftarrow A + SExt(Im16)$
	M $\leftarrow MEM[S]$
	R[rd] $\leftarrow M; PC \leftarrow PC + 4$




2/24/99 ©UCB Spring 1999 CS152 / Kubiawicz Lec9.22

Step 4 : Store

- Logical Register Transfer inst Logical Register Transfers
SW $MEM[R[rs] + SExt(Im16)] \leftarrow R[rt]; PC \leftarrow PC + 4$

- Physical Register Transfers

<u>inst</u>	<u>Physical Register Transfers</u>
	IR $\leftarrow MEM[pc]$
SW	A $\leftarrow R[rs]; B \leftarrow R[rt]$
	S $\leftarrow A + SExt(Im16);$
	MEM[S] $\leftarrow B; PC \leftarrow PC + 4$




2/24/99 ©UCB Spring 1999 CS152 / Kubiawicz Lec9.23

Step 4 : Branch

- Logical Register Transfer inst Logical Register Transfers
BEQ $\text{if } R[rs] == R[rt]$
 $\text{then } PC \leftarrow PC + SExt(Im16) \parallel 00$
 $\text{else } PC \leftarrow PC + 4$

- Physical Register Transfers

<u>inst</u>	<u>Physical Register Transfers</u>
	IR $\leftarrow MEM[pc]$
BEQ	E $\leftarrow (R[rs] == R[rt])$
	if E then PC $\leftarrow PC + 4$
	else PC $\leftarrow PC + SExt(Im16) \parallel 00$



2/24/99 ©UCB Spring 1999 CS152 / Kubiawicz Lec9.24

Alternative datapath (book): Multiple Cycle Datapath

- Minimizes Hardware: 1 memory, 1 adder




2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.25

Our Control Model

- State specifies control points for Register Transfer
- Transfer occurs upon exiting state (same falling edge)




2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.26

Step 4 => Control Specification for multicycle proc



2/24/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec9.27

Traditional FSM Controller

state	op	cond	next state	control points

Truth Table



2/24/99

datapath State ©UCB Spring 1999

CS152 / Kubiawicz
Lec9.28

Step 5: datapath + state diagram ⇒ control


- Translate RTs into control points
- Assign states
- Then go build the controller

2/24/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec9.29

Mapping RTs to Control Points



Assigning States



Detailed Control Specification

State	Op	field	Eq	Next	IR	PC	en	sel	Ops	Exec	Mem	Write-Back
									A B	Ex Sr ALU S	R W M	M-R Wr Dst
0000	??????	?		0001	1							
0001	BEQ	x		0011					1 1			
0001	R-type	x		0100					1 1			
0001	ori	x		0110					1 1			
0001	LW	x		1000					1 1			
0001	SW	x		1011					1 1			
BEQ	0011	xxxxxx	0	0000	1	0						
BEQ	0011	xxxxxx	1	0000	1	1						
R:	0100	xxxxxx	x	0101					0 1	fun 1		
R:	0101	xxxxxx	x	0000	1	0					0 1 1	
ORi:	0110	xxxxxx	x	0111					0 0	or 1		
ORi:	0111	xxxxxx	x	0000	1	0					0 1 0	
LW:	1000	xxxxxx	x	1001					1 0	add 1	1 0 0	
LW:	1001	xxxxxx	x	1010								1 1 0
LW:	1010	xxxxxx	x	0000	1	0						1 1 0
SW:	1011	xxxxxx	x	1100					1 0	add 1		
SW:	1100	xxxxxx	x	0000	1	0					0 1	

2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.32

Performance Evaluation

- What is the average CPI?
 - state diagram gives CPI for each instruction type
 - workload gives frequency of each type

Type	CPI _i for type	Frequency	CPI _i x freq _i
Arith/Logic	4	40%	1.6
Load	5	30%	1.5
Store	4	10%	0.4
branch	3	20%	0.6
			Average CPI: 4.1


2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.33

Controller Design

- The state diagrams that arise define the controller for an instruction set processor are highly structured
- Use this structure to construct a simple “microsequencer”
- Control reduces to programming this very simple device
 - microprogramming




2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.34

Example: Jump-Counter




2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.35

Using a Jump Counter




2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.36

Our Microsequencer



2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.37

Microprogram Control Specification

	μPC	Taken	Next	IR	PC en sel	Ops A B	Exec Ex Sr ALU S	Mem R W M	Write-Back M-R Wr Dst
	0000	?	inc	1					
	0001	0	load			1 1			
BEQ	0011	0	zero	1 0					
	0011	1	zero	1 1					
R:	0100	x	inc				0 1 fun 1		
	0101	x	zero	1 0					0 1 1
ORi:	0110	x	inc				0 0 or 1		
	0111	x	zero	1 0					0 1 0
LW:	1000	x	inc				1 0 add 1		
	1001	x	inc					1 0 0	
	1010	x	zero	1 0					1 1 0
SW:	1011	x	inc				1 0 add 1		
	1100	x	zero	1 0				0 1	

2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.38

Mapping ROM


R-type	000000	0100
BEQ	000100	0011
ori	001101	0110
LW	100011	1000
SW	101011	1011

2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.39

Example: Controlling Memory




2/24/99


©UCB Spring 1999

CS152 / Kubiawicz
Lec9.40

Controller handles non-ideal memory




Really Simple Time-State Control




Time-state Control Path

- Local decode and control at each stage



Overview of Control

- Control may be designed using one of several initial representations. The choice of sequence control, and how logic is represented, can then be determined independently; the control can then be implemented with one of several methods using a structured logic technique.



Summary

- **Disadvantages of the Single Cycle Processor**
 - Long cycle time
 - Cycle time is too long for all instructions except the Load
- **Multiple Cycle Processor:**
 - Divide the instructions into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle
- **Partition datapath into equal size chunks to minimize cycle time**
 - ~10 levels of logic between latches
- **Follow same 5-step method for designing “real” processor**

2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.45

Summary (cont'd)

- **Control is specified by finite state digram**
- **Specialize state-diagrams easily captured by microsequencer**
 - simple increment & “branch” fields
 - datapath control fields
- **Control design reduces to Microprogramming**
- **Control is more complicated with:**
 - complex instruction sets
 - restricted datapaths (see the book)
- **Simple Instruction set and powerful datapath => simple control**
 - could try to reduce hardware (see the book)
 - rather go for speed => many instructions at once!

2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.46

Where to get more information?

- **Next two lectures:**
 - Multiple Cycle Controller: Appendix C of your text book.
 - Microprogramming: Section 5.5 of your text book.
- **D. Patterson, “Microprogramming,” Scientific America, March 1983.**
- **D. Patterson and D. Ditzel, “The Case for the Reduced Instruction Set Computer,” Computer Architecture News 8, 6 (October 15, 1980)**

2/24/99

©UCB Spring 1999

CS152 / Kubiawicz
Lec9.47