

CS152  
Computer Architecture and Engineering  
Lecture 12

Introduction to Pipelining

Mar 10, 1999

John Kubiawicz (<http://cs.berkeley.edu/~kubitron>)

lecture slides: <http://www-inst.eecs.berkeley.edu/~cs152/>

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.1

Recap: Microprogramming

◦ Microprogramming is a convenient method for implementing *structured* control state diagrams:

- Random logic replaced by microPC sequencer and ROM
- Each line of ROM called a  $\mu$ instruction: contains sequencer control + values for control points
- limited state transitions: branch to zero, next sequential, branch to  $\mu$ instruction address from dispatch ROM

◦ Horizontal  $\mu$ Code: one control bit in  $\mu$ Instruction for every control line in datapath

◦ Vertical  $\mu$ Code: groups of control-lines coded together in  $\mu$ Instruction (e.g. possible ALU dest)

◦ Control design reduces to Microprogramming


- Part of the design process is to develop a "language" that describes control and is easy for humans to understand

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.2

Recap: Microprogramming



◦ Microprogramming is a fundamental concept


- implement an instruction set by building a very simple processor and interpreting the instructions
- essential for very complex instructions and when few register transfers are possible
- overkill when ISA matches datapath 1-1

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.3

Recap: Exceptions



normal control flow:  
sequential, jumps, branches, calls, returns

◦ Exception = unprogrammed control transfer

- system takes action to handle the exception
  - must record the address of the offending instruction
  - record any other information necessary to return afterwards
- returns control to user
- must save & restore user state

◦ Allows construction of a "user virtual machine"

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.4

## Recap: Precise Exceptions

- ° **Precise**  $\Rightarrow$  state of the machine is preserved as if program executed up to the offending instruction
  - All previous instructions **completed**
  - Offending instruction and all following instructions act **as if they have not even started**
  - MIPS takes this position
- ° **Imprecise**  $\Rightarrow$  system software has to figure out what is where and put it all back together
  - Precise exceptions particularly important for virtual memory, since we may need to quickly schedule another user
  - Precise exceptions also important for frequent interrupts, where need low-overhead restart
- ° **Performance goals often lead designers to forsake precise interrupts**
  - system software developers, user, markets etc. usually wish they had not done this
- ° **Modern techniques for out-of-order execution and branch prediction help implement precise interrupts**

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.5

## Recap: Two Types of Exceptions

- ° **Interrupts**
  - **caused by external events:**
    - Network, Keyboard, Disk I/O, Timer
  - **asynchronous** to program execution
    - Most interrupts can be disabled for brief periods of time
    - Some (like "Power Failing") are non-maskable (NMI)
- ° **Traps**
  - **caused by internal events**
    - exceptional conditions (overflow)
    - errors (parity)
    - faults (non-resident page)
  - **synchronous** to program execution
  - condition must be remedied by the handler
  - instruction may be retried or simulated and program continued or program may be aborted

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.6

## Example: How Control Handles Traps in our FSD


- ° **Undefined Instruction**—detected when no next state is defined from state 1 for the op value.
  - We handle this exception by defining the next state value for all op values other than lw, sw, 0 (R-type), jmp, beq, and ori as new state 12.
  - Shown symbolically using "other" to indicate that the op field does not match any of the opcodes that label arcs out of state 1.
- ° **Arithmetic overflow**—detected on ALU ops such as signed add
  - Used to save PC and enter exception handler
- ° **External Interrupt** – flagged by asserted interrupt line
  - Again, must save PC and enter exception handler
- ° **Note: Challenge in designing control of a real machine is to handle different interactions between instructions and other exception-causing events such that control logic remains small and fast.**
  - Complex interactions makes the control unit the most challenging aspect of hardware design

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.7

## How add traps and interrupts to state diagram?



3/10/99


©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.8



## Pipelining is Natural!

- Laundry Example
- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold
- Washer takes 30 minutes
- Dryer takes 40 minutes
- “Folder” takes 20 minutes




3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.13

## Sequential Laundry



- Sequential laundry takes 6 hours for 4 loads


◦ If they learned pipelining, how long would laundry take?

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.14

## Pipelined Laundry: Start work ASAP




- Pipelined laundry takes 3.5 hours for 4 loads

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.15

## Pipelining Lessons



- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Pipeline rate limited by slowest pipeline stage
- Multiple tasks operating simultaneously using different resources
- Potential speedup = Number pipe stages
- Unbalanced lengths of pipe stages reduces speedup
- Time to “fill” pipeline and time to “drain” it reduces speedup
- Stall for Dependences

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.16

## Administrative Issues

### Computers in the news:

- Intel decided to settle out of court
- FTC had much narrower case with Intel than with Microsoft
- Intel choose quieter solution still stinging from bad publicity due to Divide bug.

### Moving on to Chapter 6


### Next week $\Rightarrow$ sections in Cory Lab

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.17

## The Five Stages of Load



### Ifetch: Instruction Fetch

- Fetch the instruction from the Instruction Memory

### Reg/Dec: Registers Fetch and Instruction Decode

### Exec: Calculate the memory address

### Mem: Read the data from the Data Memory


### Wr: Write the data back to the register file

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.18

## Note: These 5 stages were there all along!





3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.19

## Pipelining

### Improve performance by increasing throughput




*Ideal speedup is number of stages in the pipeline.  
Do we achieve this?*

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.20

## Basic Idea




◦ *What do we need to add to split the datapath into stages?*

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.21

## Graphically Representing Pipelines



◦ **Can help with answering questions like:**


- how many cycles does it take to execute this code?
- what is the ALU doing during cycle 4?
- use this representation to help understand datapaths

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.22

## Conventional Pipelined Execution Representation




3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.23

## Single Cycle, Multiple Cycle, vs. Pipeline



3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.24

## Why Pipeline?


- Suppose we execute 100 instructions
- Single Cycle Machine
  - 45 ns/cycle x 1 CPI x 100 inst = 4500 ns
- Multicycle Machine
  - 10 ns/cycle x 4.6 CPI (due to inst mix) x 100 inst = 4600 ns
- Ideal pipelined machine
  - 10 ns/cycle x (1 CPI x 100 inst + 4 cycle drain) = 1040 ns

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.25

## Why Pipeline? Because the resources are there!



3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.26

## Can pipelining get us into trouble?


- Yes: **Pipeline Hazards**
  - **structural hazards**: attempt to use the same resource two different ways at the same time
    - E.g., combined washer/dryer would be a structural hazard or folder busy doing something else (watching TV)
  - **data hazards**: attempt to use item before it is ready
    - E.g., one sock of pair in dryer and one in washer; can't fold until get sock from washer through dryer
    - instruction depends on result of prior instruction still in the pipeline
  - **control hazards**: attempt to make a decision before condition is evaluated
    - E.g., washing football uniforms and need to get proper detergent level; need to see after dryer before next load in
    - branch instructions
- Can always resolve hazards by **waiting**
  - pipeline control must detect the hazard
  - take action (or delay action) to resolve hazards

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.27

## Single Memory is a Structural Hazard



3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.28

## Structural Hazards limit performance

◦ Example: if 1.3 memory accesses per instruction and only one memory access per cycle then

- average CPI  $\geq 1.3$
- otherwise resource is more than 100% utilized


3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.29

## Control Hazard Solutions

◦ Stall: wait until decision is clear



◦ Impact: 2 lost cycles (i.e. 3 clock cycles per branch instruction) => slow

◦ Move decision to end of decode

- save 1 cycle per branch


3/10/99

CS152 / Kubiawicz  
Lec12.30

## Control Hazard Solutions

◦ Predict: guess one direction then back up if wrong

- Predict not taken



◦ Impact: 0 lost cycles per branch instruction if right, 1 if wrong (right - 50% of time)

- Need to "Squash" and restart following instruction if wrong
- Produce CPI on branch of  $(1 * .5 + 2 * .5) = 1.5$
- Total CPI might then be:  $1.5 * .2 + 1 * .8 = 1.1$  (20% branch)

3/10/99


©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.31

More dynamic scheme: history of 1 branch (- 90%)

## Control Hazard Solutions

◦ Redefine branch behavior (takes place after next instruction) "delayed branch"



◦ Impact: 0 clock cycles per branch instruction if can find instruction to put in "slot" (- 50% of time)

◦ As launch more instruction per clock cycle, less useful

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.32

## Data Hazard on r1

```

add r1,r2,r3
sub r4,r1,r3
and r6,r1,r7
or r8,r1,r9
xor r10,r1,r11
    
```


3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.33

## Data Hazard on r1:

- Dependencies backwards in time are hazards




3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.34

## Data Hazard Solution:

- “Forward” result from one stage to another



- “or” OK if define read/write properly


3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.35

## Forwarding (or Bypassing): What about Loads

- Dependencies backwards in time are hazards



- Can't solve with forwarding:
- Must delay/stall instruction dependent on loads


3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.36

## Forwarding (or Bypassing): What about Loads

- Dependencies backwards in time are hazards



- Can't solve with forwarding:
- Must delay/stall instruction dependent on loads

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.37

## Designing a Pipelined Processor


- Go back and examine your datapath and control diagram
- associated resources with states
- ensure that flows do not conflict, or figure out how to resolve
- assert control in appropriate stage

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.38

## Control and Datapath: Split state diag into 5 pieces




3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.39

## Pipelined Processor (almost) for slides

- What happens if we start a new instruction every cycle?




3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.40

## Pipelined Datapath (as in book); hard to read




3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.41

## Pipelining the Load Instruction



◦ The five independent functional units in the pipeline datapath are:


- Instruction Memory for the **Ifetch** stage
- Register File's Read ports (bus A and busB) for the **Reg/Dec** stage
- ALU for the **Exec** stage
- Data Memory for the **Mem** stage
- Register File's **Write** port (bus W) for the **Wr** stage

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.42

## The Four Stages of R-type



◦ **Ifetch: Instruction Fetch**

- Fetch the instruction from the Instruction Memory

◦ **Reg/Dec: Registers Fetch and Instruction Decode**

◦ **Exec:**

- ALU operates on the two register operands
- Update PC


◦ **Wr: Write the ALU output back to the register file**

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.43

## Pipelining the R-type and Load Instruction



◦ We have pipeline conflict or structural hazard:

- Two instructions try to write to the register file at the same time!
- Only one write port


3/10/99

©UCB Spring 1999


CS152 / Kubiawicz  
Lec12.44

## Important Observation

- Each functional unit can only be used **once** per instruction
- Each functional unit must be used at the **same** stage for all instructions:
  - Load uses Register File's Write Port during its **5th** stage



- R-type uses Register File's Write Port during its **4th** stage




- 2 ways to solve this pipeline hazard.

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.45

## Solution 1: Insert "Bubble" into the Pipeline



- Insert a "bubble" into the pipeline to prevent 2 writes at the same cycle
  - The control logic can be complex.
  - Lose instruction fetch and issue opportunity.
- No instruction is started in Cycle 6!



3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.46

## Solution 2: Delay R-type's Write by One Cycle

- Delay R-type's register write by one cycle:
  - Now R-type instructions also use Reg File's write port at Stage 5
  - Mem stage is a **NOOP** stage: nothing is being done.




3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.47

## Modified Control & Datapath




3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.48

## The Four Stages of Store



### ◦ Ifetch: Instruction Fetch

- Fetch the instruction from the Instruction Memory

### ◦ Reg/Dec: Registers Fetch and Instruction Decode

### ◦ Exec: Calculate the memory address


### ◦ Mem: Write the data into the Data Memory

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.49

## The Three Stages of Beq



### ◦ Ifetch: Instruction Fetch

- Fetch the instruction from the Instruction Memory

### ◦ Reg/Dec:

- Registers Fetch and Instruction Decode

### ◦ Exec:


- compares the two register operand,
- select correct branch target address
- latch into PC

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.50

## Control Diagram




3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.51

## Datapath + Data Stationary Control



3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.52

## Let's Try it Out

```

10 lw r1, r2(35)
14 addl r2, r2, 3
20 sub r3, r4, r5
24 beq r6, r7, 100
30 ori r8, r9, 17
34 add r10, r11, r12

100 and r13, r14, 15
    
```


these addresses are octal

3/10/99

©UCB Spring 1999

CS152 / Kubiawicz  
Lec12.53

## Start: Fetch 10



3/10/99

©UCB Spring 1999


```

10 lw r1, r2(35)
14 addl r2, r2, 3
20 sub r3, r4, r5
24 beq r6, r7, 100
30 ori r8, r9, 17
34 add r10, r11, r12

100 and r13, r14, 15
    
```

CS152 / Kubiawicz  
Lec12.54

## Fetch 14, Decode 10



3/10/99

©UCB Spring 1999


```

10 lw r1, r2(35)
14 addl r2, r2, 3
20 sub r3, r4, r5
24 beq r6, r7, 100
30 ori r8, r9, 17
34 add r10, r11, r12

100 and r13, r14, 15
    
```

CS152 / Kubiawicz  
Lec12.55

## Fetch 20, Decode 14, Exec 10



3/10/99

©UCB Spring 1999

```

10 lw r1, r2(35)
14 addl r2, r2, 3
20 sub r3, r4, r5
24 beq r6, r7, 100
30 ori r8, r9, 17
34 add r10, r11, r12

100 and r13, r14, 15
    
```

CS152 / Kubiawicz  
Lec12.56





## Summary

- **Pipelining is a fundamental concept**
  - multiple steps using distinct resources
- **Utilize capabilities of the Datapath by pipelined instruction processing**
  - start next instruction while working on the current one
  - limited by length of longest stage (plus fill/flush)
  - detect and resolve hazards