# CS152 Computer Architecture and Engineering Lecture 17

**Locality and Memory Technology** 

April 5, 1999

John Kubiatowicz (http.cs.berkeley.edu/~kubitron)

lecture slides: http://www-inst.eecs.berkeley.edu/~cs152/

4/5/99

©UCB Spring 1999

CS152 / Kubiatowicz Lec17.1

#### **Review: advanced pipelining**

- ° Dynamic Scheduling:
  - Scoreboarding/Tomasulo
  - In-order issue, out-of-order execution, out-of-order commit
- ° Register renaming:
  - Replaces registers names from original code (external names) with pointers to internal registers
  - Removes WAR and WAW hazards, since each write to a register picks a new mapping between external and internal names.
- Branch prediction/speculation
  - Regularities in program execution permit prediction of branch directions and data values
  - Necessary for wide superscalar issue
- ° Reorder Buffer


4/5/99

- Provides in-order-commit
- Precise exceptions/recovery from mis-prediction

4/5/99 ©UCB Spring 1999 CS152 / Kubiatowicz Lec17.2

## The Big Picture: Where are We Now?

° The Five Classic Components of a Computer



- ° Today's Topics:
  - · Recap last lecture
  - Locality and Memory Hierarchy
  - Administrivia
  - SRAM Memory Technology
  - DRAM Memory Technology
  - Memory Organization


**Technology Trends (from 1st lecture)** 

Capacity Speed (latency)

Logic:2x in 3 years 2x in 3 years


DRAM: 4x in 3 years 2x in 10 years

Disk: 4x in 3 years 2x in 10 years



#### **Who Cares About the Memory Hierarchy?**

#### **Processor-DRAM Memory Gap (latency)**



#### **Today's Situation: Microprocessor**

- Rely on caches to bridge gap
- Microprocessor-DRAM performance gap

time of a full cache miss in instructions executed
 1st Alpha (7000): 340 ns/5.0 ns = 68 clks x 2 or 136 instructions
 2nd Alpha (8400): 266 ns/3.3 ns = 80 clks x 4 or 320 instructions

3rd Alpha (t.b.d.): 180 ns/1.7 ns =108 clks x 6 or 648 i

320 instructions 648 instructions

Lec17.6

1/2X latency x 3X clock rate x 3X Instr/clock ⇒ -5X

4/5/99 ©UCB Spring 1999 CS152 / Kubiatowicz

#### **Impact on Performance**

- ° Suppose a processor executes at
  - Clock Rate = 200 MHz (5 ns per cycle)
  - CPI = 1.1
  - 50% arith/logic, 30% ld/st, 20% control
- Suppose that 10% of memory operations get 50 cycle miss penalty



- ° 58 % of the time the processor is stalled waiting for memory!
- a 1% instruction miss rate would add an additional 0.5 cycles to the CPI!

## The Goal: illusion of large, fast, cheap memory

- Fact: Large memories are slow, fast memories are small
- On How do we create a memory that is large, cheap and fast (most of the time)?
  - Hierarchy
  - Parallelism


4/5/99 ©UCB Spring 1999 CS152 / Kubiatowicz
Lec17.8

#### CS152 / Kubiatowicz Lec17.7

Ideal CPI

35%

## **An Expanded View of the Memory System**



CS152 / Kubiatowicz ©UCB Spring 1999 4/5/99 Lec17.9

#### Why hierarchy works

## ° The Principle of Locality:


• Program access a relatively small portion of the address space at any instant of time.



CS152 / Kubiatowicz ©UCB Spring 1999

## **Memory Hierarchy: How Does it Work?**

- \* Temporal Locality (Locality in Time):
  - => Keep most recently accessed data items closer to the processor
- Spatial Locality (Locality in Space):
  - => Move blocks consists of contiguous words to the upper levels





4/5/99

Lec17.10

## **Memory Hierarchy: Terminology**

- Hit: data appears in some block in the upper level (example: Block X)
  - . Hit Rate: the fraction of memory access found in the upper level
  - . Hit Time: Time to access the upper level which consists of RAM access time + Time to determine hit/miss
- Miss: data needs to be retrieve from a block in the lower level (Block Y)
  - Miss Rate = 1 (Hit Rate)
  - Miss Penalty: Time to replace a block in the upper level + Time to deliver the block the processor





CS152 / Kubiatowicz Lec17.12

CS152 / Kubiatowicz Lec17.11

4/5/99


©UCB Spring 1999

4/5/99

#### **Memory Hierarchy of a Modern Computer System**

#### ° By taking advantage of the principle of locality:

- · Present the user with as much memory as is available in the cheapest technology.
- Provide access at the speed offered by the fastest technology.



#### How is the hierarchy managed?

- ° Registers <-> Memory
  - · by compiler (programmer?)
- ° cache <-> memory
  - · by the hardware
- ° memory <-> disks
  - · by the hardware and operating system (virtual memory)
  - by the programmer (files)

CS152 / Kubiatowicz ©UCB Spring 1999 Lec17.14

## **Memory Hierarchy Technology**

#### ° Random Access:

- . "Random" is good: access time is the same for all locations
- DRAM: Dynamic Random Access Memory
  - High density, low power, cheap, slow
  - Dynamic: need to be "refreshed" regularly
- SRAM: Static Random Access Memory
  - Low density, high power, expensive, fast
  - Static: content will last "forever" (until lose power)

#### ° "Non-so-random" Access Technology:

- · Access time varies from location to location and from time to time
- Examples: Disk, CDROM
- ° Sequential Access Technology: access time linear in location (e.g., Tape)
- ° The next two lectures will concentrate on random access technology
- The Main Memory: DRAMs + Caches: SRAMs 4/5/99 ©UCB Spring 1999

#### CS152 / Kubiatowicz Lec17.15

## **Main Memory Background**

## ° Performance of Main Memory:

- Latency: Cache Miss Penalty
  - Access Time: time between request and word arrives
  - Cycle Time: time between requests
- Bandwidth: I/O & Large Block Miss Penalty (L2)

#### Main Memory is DRAM: Dynamic Random Access Memory

- Dynamic since needs to be refreshed periodically (8 ms)
- Addresses divided into 2 halves (Memory as a 2D matrix):
  - RAS or Row Access Strobe
  - CAS or Column Access Strobe

## ° Cache uses SRAM: Static Random Access Memory

· No refresh (6 transistors/bit vs. 1 transistor) Size: DRAM/SRAM - 4-8 Cost/Cycle time: SRAM/DRAM - 8-16

> CS152 / Kubiatowicz Lec17.16

4/5/99

#### Random Access Memory (RAM) Technology

#### ° Why do computer designers need to know about RAM technology?

- · Processor performance is usually limited by memory bandwidth
- · As IC densities increase, lots of memory will fit on processor chip
  - Tailor on-chip memory to specific needs
    - Instruction cache
    - Data cache
    - Write buffer

#### ° What makes RAM different from a bunch of flip-flops?

· Density: RAM is much denser


CS152 / Kubiatowicz ©UCB Spring 1999 4/5/99 Lec17.17

#### **Administrative Issues**

- ° Due tonight by midnight: evaluations (problem 0 of lab 6)
- ° Due Wednesday: breakdown of lab 6
- Start reading Chapter 7 of your book (Memory Hierarchy)
- ° Second midterm coming up (Wed, April 21)
  - Microcoding/implementation of complex instructions
  - Pipelining
    - Hazards, branches, forwarding, CPI calculations
    - (may include something on dynamic scheduling)
  - Memory Hierarchy
  - Possibly something on I/O (see where we get in lectures)

CS152 / Kubiatowicz ©UCB Spring 1999 4/5/99 Lec17.18

#### Static RAM Cell




- ° Read:
  - 1. Precharge bit and bit to Vdd or Vdd/2 => make sure equal!

to save area

- 2.. Select row
- 3. Cell pulls one line low
- 4. Sense amp on column detects difference between bit and bit


**Typical SRAM Organization: 16-word x 4-bit** 



4/5/99 ©UCB Spring 1999 CS152 / Kubiatowicz

Lec17.19

## **Logic Diagram of a Typical SRAM**




- Write Enable is usually active low (WE\_L)
- ° Din and Dout are combined to save pins:
  - A new control signal, output enable (OE\_L) is needed
  - WE\_L is asserted (Low), OE\_L is disasserted (High)
    - D serves as the data input pin
  - WE\_L is disasserted (High), OE\_L is asserted (Low)
    - D is the data output pin
  - Both WE\_L and OE\_L are asserted:
    - Result is unknown. Don't do that!!!

° Although could change VHDL to do what desire, must do the best with what you've got (vs. what you need)


4/5/99 ©UCB Spring 1999 CS152 / Kubiatowicz Lec17.21

#### **Typical SRAM Timing**



Write Timing:

**Read Timing:** 




4/5/99

©UCB Spring 1999

CS152 / Kubiatowicz Lec17.22

#### **Problems with SRAM**



- ° Six transistors use up a lot of area
- ° Consider a "Zero" is stored in the cell:
  - Transistor N1 will try to pull "bit" to 0
  - Transistor P2 will try to pull "bit bar" to 1
- Output
  But bit lines are precharged to high: Are P1 and P2 necessary?

## 1-Transistor Memory Cell (DRAM)

#### ° Write:

- 1. Drive bit line
- · 2.. Select row

## ° Read:

- 1. Precharge bit line to Vdd
- · 2.. Select row
- · 3. Cell and bit line share charges
  - Very small voltage changes on the bit line
- 4. Sense (fancy sense amp)
  - Can detect changes of ~1 million electrons

©UCB Spring 1999

• 5. Write: restore the value

#### ° Refresh


• 1. Just do a dummy read to every cell.

row select


CS152 / Kubiatowicz Lec17.24

4/5/99

## **Classical DRAM Organization (square)**




## **DRAM logical organization (4 Mbit)**



## **DRAM physical organization (4 Mbit)**

4/5/99




©UCB Spring 1999

CS152 / Kubiatowicz

Lec17.27


## **Memory Systems**



Tc = Tcycle + Tcontroller + Tdriver

4/5/99 ©UCB Spring 1999 CS152 / Kubiatowicz Lec17.28

#### **Logic Diagram of a Typical DRAM**



- Control Signals (RAS\_L, CAS\_L, WE\_L, OE\_L) are all active low
- ° Din and Dout are combined (D):
  - WE\_L is asserted (Low), OE\_L is disasserted (High)
    - D serves as the data input pin
  - WE\_L is disasserted (High), OE\_L is asserted (Low)
    - D is the data output pin
- Row and column addresses share the same pins (A)
  - · RAS\_L goes low: Pins A are latched in as row address
  - CAS\_L goes low: Pins A are latched in as column address
  - RAS/CAS edge-sensitive

4/5/99

©UCB Spring 1999

CS152 / Kubiatowicz Lec17.29

#### **Key DRAM Timing Parameters**

- \* t<sub>RAC</sub>: minimum time from RAS line falling to the valid data output.
  - · Quoted as the speed of a DRAM
  - A fast 4Mb DRAM  $t_{RAC} = 60 \text{ ns}$
- \* t<sub>RC</sub>: minimum time from the start of one row access to the start of the next.
  - $t_{RC}$  = 110 ns for a 4Mbit DRAM with a  $t_{RAC}$  of 60 ns
- \* t<sub>CAC</sub>: minimum time from CAS line falling to valid data output.
  - 15 ns for a 4Mbit DRAM with a t<sub>RAC</sub> of 60 ns
- \* t<sub>PC</sub>: minimum time from the start of one column access to the start of the next.
  - 35 ns for a 4Mbit DRAM with a  $t_{\rm RAC}$  of 60 ns


4/5/99 ©UCB Spring 1999 CS152 / Kubiatowicz Lec17.30

#### **DRAM Performance**

- ° A 60 ns (t<sub>RAC</sub>) DRAM can
  - perform a row access only every 110 ns (t<sub>RC</sub>)
  - perform column access (t<sub>CAC</sub>) in 15 ns, but time between column accesses is at least 35 ns (t<sub>PC</sub>).
    - In practice, external address delays and turning around buses make it 40 to 50 ns
- These times do not include the time to drive the addresses off the microprocessor nor the memory controller overhead.
  - Drive parallel DRAMs, external memory controller, bus to turn around, SIMM module, pins...
  - 180 ns to 250 ns latency from processor to memory is good for a "60 ns" (t<sub>RAC</sub>) DRAM


#### **DRAM Write Timing**

4/5/99




CS152 / Kubiatowicz Lec17.31

#### **DRAM Read Timing**



## **Main Memory Performance**




## **Main Memory Performance**



- ° DRAM (Read/Write) Cycle Time >> DRAM (Read/Write) Access Time
  - - 2:1: whv?
- ° DRAM (Read/Write) Cycle Time :
  - · How frequent can you initiate an access?
  - · Analogy: A little kid can only ask his father for money on Saturday
- ° DRAM (Read/Write) Access Time:
  - How quickly will you get what you want once you initiate an access?
  - · Analogy: As soon as he asks, his father will give him the money
- ° DRAM Bandwidth Limitation analogy:
  - What happens if he runs out of money on Wednesday?

## **Increasing Bandwidth - Interleaving**




CS152 / Kubiatowicz Lec17.35

#### **Main Memory Performance**

#### ° Timing model

- · 1 to send address,
- 4 for access time, 10 cycle time, 1 to send data
- · Cache Block is 4 words
- $^{\circ}$  Simple M.P. = 4 x (1+10+1) = 48
- ° Wide M.P. = 1 + 10 + 1 = 12
- ° Interleaved M.P. = 1+10+1 + 3 = 15



4/5/99 ©UCB Spring 1999 CS152 / Kubiatowicz Lec17.37

#### **Independent Memory Banks**


#### ° How many banks?

number banks number clocks to access word in bank

- For sequential accesses, otherwise will return to original bank before it has next word ready
- o Increasing DRAM => fewer chips => harder to have banks
  - Growth bits/chip DRAM : 50%-60%/yr
  - Nathan Myrvold M/S: mature software growth (33%/yr for NT) - growth MB/\$ of DRAM (25%-30%/yr)

4/5/99 ©UCB Spring 1999 CS152 / Kubiatowicz Lec17.38

## Fewer DRAMs/System over Time




## **Page Mode DRAM: Motivation**


## ° Regular DRAM Organization:

- N rows x N column x M-bit
- Read & Write M-bit at a time
- Each M-bit access requires a RAS / CAS cycle

## ° Fast Page Mode DRAM


• N x M "register" to save a row






#### **Fast Page Mode Operation**

- ° Fast Page Mode DRAM
  - N x M "SRAM" to save a row
- ° After a row is read into the register
  - · Only CAS is needed to access other M-bit blocks on that row
  - · RAS L remains asserted while CAS\_L is toggled



CS152 / Kubiatowicz

Lec17.43



#### **DRAM v. Desktop Microprocessors Cultures**

**Standards** binary compatibility, pinout, package, IEEE 754. I/O bus refresh rate. capacity, ... Multiple Sources Single 1) SPEC speed **Figures** 1) capacity, 1a) \$/bit 2) BW, 3) latency of Merit 2) cost 1) 60%, 1a) 25%, **Improve** 1) 60%, 2) 20%, 3) 7%

CS152 / Kubiatowicz ©UCB Spring 1999 4/5/99 Lec17.42

2) little change

## **DRAM Design Goals**

- ° Reduce cell size 2.5, increase die size 1.5
- ° Sell 10% of a single DRAM generation
  - 6.25 billion DRAMs sold in 1996
- ° 3 phases: engineering samples, first customer ship(FCS), mass production
  - · Fastest to FCS, mass production wins share
- Oie size, testing time, yield => profit
  - Yield >> 60% (redundant rows/columns to repair flaws)

## **DRAM History**

Rate/year

- ° DRAMs: capacity +60%/yr, cost -30%/yr
  - 2.5X cells/area, 1.5X die size in -3 vears
- ° '97 DRAM fab line costs \$1B to \$2B
  - · DRAM only: density, leakage v. speed
- ° Rely on increasing no. of computers & memory per computer (60% market)
  - . SIMM or DIMM is replaceable unit => computers use any generation DRAM
- ° Commodity, second source industry => high volume, low profit, conservative
  - Little organization innovation in 20 years page mode, EDO, Synch DRAM
- ° Order of importance: 1) Cost/bit 1a) Capacity
  - RAMBUS: 10X BW, +30% cost => little impact

CS152 / Kubiatowicz 4/5/99 ©UCB Spring 1999 Lec17.44

#### **Today's Situation: DRAM**

## Commodity, second source industry ⇒ high volume, low profit, conservative

 Little organization innovation (vs. processors) in 20 years: page mode, EDO, Synch DRAM

#### ° DRAM industry at a crossroads:

- · Fewer DRAMs per computer over time
  - Growth bits/chip DRAM: 50%-60%/yr
  - Nathan Myrvold M/S: mature software growth (33%/yr for NT) - growth MB/\$ of DRAM (25%-30%/yr)
- Starting to question buying larger DRAMs?

4/5/99


4/5/99

©UCB Spring 1999

CS152 / Kubiatowicz Lec17.45

#### **Today's Situation: DRAM**

#### **DRAM** Revenue per Quarter



Intel: 30%/year since 1987; 1/3 income profit

4/5/99 ©UCB Spring 1999

CS152 / Kubiatowicz Lec17.46

#### **Summary:**

## ° Two Different Types of Locality:

- Temporal Locality (Locality in Time): If an item is referenced, it will tend to be referenced again soon.
- Spatial Locality (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon.

## ° By taking advantage of the principle of locality:

- Present the user with as much memory as is available in the cheapest technology.
- · Provide access at the speed offered by the fastest technology.

#### ° DRAM is slow but cheap and dense:

• Good choice for presenting the user with a BIG memory system

#### ° SRAM is fast but expensive and not very dense:

• Good choice for providing the user FAST access time.

## **Summary: Processor-Memory Performance Gap "Tax"**

| Processor   |      | % Area  | %Transistors |
|---|------|---------|--------------|
|   |      | (-cost) | (-power)     |
| ° Alpha 21164   |      | 37%     | 77%          |
| ° StrongArm S   | A110 | 61%     | 94%          |
| ° Pentium Pro   |      | 64%     | 88%          |
| <ul> <li>2 dies per package: Proc/I\$/D\$ + L2\$</li> </ul> |      |         |              |

 Caches have no inherent value, only try to close performance gap

©UCB Spring 1999 CS152 / Kubiatowicz 4/5/99 ©UCB Spring 1999 CS152 / Kubiatowicz Lec17.47 CC17.48