



## Low Energy & Power Design Issues

- Processor trends
- Circuit and Technology Issues
- Architectural optimizations
- Low power  $\mu$ P research project


## Low Power Design Problem



When supply voltage drops to 1Volt, then 100Watts = 100 Amps

Slide 2

## Portable devices



### Required Portable Functions

- Multimodal radio
- Protocols, ECC, ...
- Voice I/O compression & decompression
- Handwriting recognition
- Text/Graphics processing
- Video decompression
- Speech recognition
- Java interpreter

**How to get 1 month of operation?**

Slide 3

## Two Kinds of Computation

- General purpose processing (what you have been studying so far)
  - Bursty - mostly idle with bursts of computation
  - Maximum possible throughput required during active periods
- Signal processing (for multimedia, wireless communications, etc.)
  - Stream based computation
  - No advantage in increasing processing rate above required for real-time requirements


Slide 4

## Optimizing for Energy Consumption

- Conventional General Purpose processors (e.g. Pentiums)
  - Performance is everything ... somehow we'll get the power in and back out
  - 10-100 Watts, 100-1000 Mips = **.01 Mips/mW**
- Energy Optimized but General Purpose
  - Keep the generality, but reduce the energy as much as possible - e.g. StrongArm
  - .5 Watts, 160 Mips = **.3 Mips/mW**
- Energy Optimized and Dedicated
  - **100 Mops/mW**

Slide 5

## Switching Energy



$$\text{Energy/transition} = C_L * V_{dd}^2$$

$$\text{Power} = \text{Energy/transition} * f = C_L * V_{dd}^2 * f$$

Slide 6

## Low Power & Low Energy System Design

<b>System</b>	Design partitioning, Power Down
<b>Algorithm</b>	Complexity, Concurrency, Locality, Regularity, Data representation
<b>Architecture</b>	Voltage scaling, Parallelism, Instruction set, Signal correlations
<b>Circuit/Logic</b>	Transistor Sizing, Logic optimization, Activity Driven Power Down, Low-swing logic, Adiabatic switching
<b>Technology</b>	Threshold Reduction, Multi-thresholds

Slide 7

## Energy Reduction in CPU's

- Standard power management helps
  - Sleep modes
  - Power down blocks
- Clock rate reduction doesn't help
  - Number of operations =  $N_{ops}$
  - Energy/operation =  $CV^2$
  - Total Energy =  $N_{ops} * CV^2$

Energy is independent of clock rate!

- Reducing the clock rate only degrades throughput, but no savings in battery life - unless the voltage is changed

Slide 8

## Node Transition Activity and Power

Switch a CMOS gate for  $N$  clock cycles

$$E_N = C_L \cdot V_{dd}^2 \cdot n(N)$$

$E_N$ : the energy consumed for  $N$  clock cycles

$n(N)$ : the number of 0->1 transition in  $N$  clock cycles

$$P_{avg} = \lim_{N \rightarrow \infty} \frac{E_N}{N} \cdot f_{clk} = \left( \lim_{N \rightarrow \infty} \frac{n(N)}{N} \right) \cdot C_L \cdot V_{dd}^2 \cdot f_{clk}$$

$$\alpha_{0 \rightarrow 1} = \lim_{N \rightarrow \infty} \frac{n(N)}{N}$$

$$P_{avg} = \alpha_{0 \rightarrow 1} \cdot C_L \cdot V_{dd}^2 \cdot f_{clk}$$

Slide 9

## Factors Affecting Transition Activity, $\alpha_{0 \rightarrow 1}$

- “Static” component (does not account for timing)
  - Type of Logic Function (NOR vs. XOR)
  - Type of Logic Style (Static vs. Dynamic)
  - Signal Statistics
  - Inter-signal Correlations
- “Dynamic” or timing dependent component
  - Circuit Topology
  - Signal Statistics and Correlations

Slide 10

## Static 2 Input NOR Gate

Assume:

$$\text{prob}(A=1) = 1/2$$

$$\text{prob}(B=1) = 1/2$$

Then:

$$\text{prob}(\text{Out}=1) = 1/2$$


$$\text{prob}(0 \rightarrow 1)$$

$$= \text{prob}(\text{Out}=0) \cdot \text{prob}(\text{Out}=1)$$

$$= 3/4 \times 1/4 = 3/16$$


A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0

$$\alpha_{0 \rightarrow 1} = 3/16$$




Slide 11

## Type of Logic Style: Static vs. Dynamic



STATIC NOR

$$\alpha_{0 \rightarrow 1} = 3/16$$




Power is dissipated when Out=0

DYNAMIC NOR

$$\alpha_{0 \rightarrow 1} = \frac{N_0}{2^N} = \frac{3}{4}$$


Slide 12

## “Dynamic” or Glitching Activity in CMOS



Slide 13

## Glitch Reduction Using Balanced Paths




Slide 14

## Switching activity and capacitance minimization

- Gated clocks. (*disable all modules not in use each cycle*)
- Block enables. (*enable only those modules using a bus*)
- Instruction Buffer. (*0th level cache*)
- Add stop and sleep instructions to the instruction set.
- Minimum size busses
- Minimize I/O - on-chip memory

Slide 15

## Minimum Supply Voltage



$$T_d = \frac{C_L \cdot V_{dd}}{I}$$

$$I \sim (V_{dd} - V_t)^2$$


$$\frac{T_d(V_{dd}=1.5)}{T_d(V_{dd}=5)} = \frac{(1.5)^2 (5 - 0.7)^2}{(5)^2 (1.5 - 0.7)^2} = 8 \text{ times slower at 1.5}$$

Velocity saturated  
 $I \sim (V_{dd} - V_t)$  not quite so bad a penalty

- Lowering  $V_{dd}$  reduces energy but increases delays
- Critical difference is the amount above  $V_t$

Slide 16


## Architecture Trade-offs - Reference Datapath



- Critical path delay  $\Rightarrow T_{\text{adder}} + T_{\text{comparator}} (= 25\text{ns})$   
 $\Rightarrow f_{\text{ref}} = 40\text{Mhz}$
- Total capacitance being switched =  $C_{\text{ref}}$
- $V_{\text{dd}} = V_{\text{ref}} = 5\text{V}$
- Power for reference datapath =  $P_{\text{ref}} = C_{\text{ref}} V_{\text{ref}}^2 f_{\text{ref}}$   
 from [Chandrakasan92] (IEEE JSSC)

Slide 17


## Parallel Datapath



- The clock rate can be reduced by half with the same throughput  $\Rightarrow f_{\text{par}} = f_{\text{ref}} / 2$
- $V_{\text{par}} = V_{\text{ref}} / 1.7$ ,  $C_{\text{par}} = 2.15C_{\text{ref}}$
- $P_{\text{par}} = (2.15C_{\text{ref}}) (V_{\text{ref}}/1.7)^2 (f_{\text{ref}}/2) \approx 0.36 P_{\text{ref}}$

Slide 18


## The More Parallel the Better??



Capacitance overhead starts to dominate at “high” levels of parallelism and results in an optimum voltage

Slide 19

## Pipelined Datapath



- Critical path delay is less  $\Rightarrow \max [T_{\text{adder}}, T_{\text{comparator}}]$
- Keeping clock rate constant:  $f_{\text{pipe}} = f_{\text{ref}}$   
 Voltage can be dropped  $\Rightarrow V_{\text{pipe}} = V_{\text{ref}} / 1.7$
- Capacitance slightly higher:  $C_{\text{pipe}} = 1.15C_{\text{ref}}$


Slide 20

## Architecture Summary for a Simple

Architecture type	Voltage	Area	Power
Simple datapath (no pipelining or parallelism)	5V	1	<b>1</b>
Pipelined datapath	2.9V	1.3	0.39
Parallel datapath	2.9V	3.4	0.36
Pipeline-Parallel	2.0V	3.7	<b>0.2</b>


Slide 21

## Memory Architecture



Slide 22

## Proposed CPU Architecture: LP-ARM



Slide 23

## LP-ARM: Energy Estimation

### Instruction Cache (8kB):

Low-Power SRAM: 2 kByte Block = 78 pJ [Burstein]

*Complete Instruction Cache Design: ~150 pJ*

### Clock Generation

External 50pF line = 70 pJ

*Total Clock Generation: ~100 pJ*

### ARM Core

Register File + ALU + Shifter > 50% Total [ARM, Burd]


Register File: 30 pJ, ALU: 24 pJ, Shifter: 16 pJ

*Total Core: ~140 pJ*

Slide 24

## Research Goal

10 MIPS, 1 nJ/inst.  $\Leftrightarrow$  80 MIPS, 9 nJ/inst.  
(10 mW) (720 mW)



Improve energy efficiency by an order of magnitude