

# CS252 Graduate Computer Architecture Lecture 6

## Tomasulo Scheduling for Out-Of-Order Execution

September 20, 2000  
Prof. John Kubiatowicz

9/20/00

CS252/Kubiatowicz  
Lec 6.1

## Review:

### Exceptions and Compiler Scheduling

- Careful compiler scheduling can remove stalls and speed up code. Dependencies must be maintained.
  - Dependence:** intended flow of data from instruction to instruction. First instruction writes data to register, second reads it.
  - Anti-Dependence:** reuse of register name - no flow of information! First instruction reads register, then second instruction writes it
  - Output-Dependence:** reuse of register name - no flow of information! First instruction writes register, then second instruction writes it

Compiler must respect dependencies, schedule to avoid stall from RAW hazards.

- Loop unrolling:
    - multiple iterations per loop - all instructions from all iterations
    - Involves compiler-based register renaming
  - Software pipelining:
    - multiple iterations per loop - one instruction from each iteration
    - Turns Dependencies into Anti-Dependencies!
- Often used for floating-point which has long latencies.

CS252/Kubiatowicz  
Lec 6.2

## Review: Issues with general Scheduling

- How do we prevent WAR and WAW hazards?
- How do we deal with variable latency?
  - Forwarding for RAW hazards harder.

Instruction	Clock Cycle Number																
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
LD F6,34(R2)	IF	ID	EX	MEM	WB												
LD F2,45(R3)		IF	ID	EX	MEM	WB											
MULTD F0,F2,F4			IF	ID	stall	M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	MEM	WB
SUBD F8,F6,F2				IF	ID	A1	A2	MEM	WB								
DIVD F10,F0,F6					IF	ID	stall	stall	stall	stall	stall	stall	stall	stall	stall	D1	D2
ADD F6,F8,F2						IF	ID	A1	A2	MEM	WB						

RAW hazard indicated by a red arrow from the MEM stage of the second LD instruction to the IF stage of the third LD instruction.

WAR hazard indicated by a red arrow from the MEM stage of the third LD instruction to the IF stage of the first LD instruction.

9/20/00

CS252/Kubiatowicz  
Lec 6.3

## Review:


### Scoreboard from CDC 6600

- Scoreboard (ala CDC 6600 in 1963)
  - Centralized control structure
  - Many independent functional units (not necessarily pipelined)
- Key idea of Scoreboard: Allow instructions behind stall to proceed (Decode => Issue instr & read operands)
  - Enables out-of-order execution => out-of-order completion
  - Original version didn't handle forwarding.
  - No automatic register renaming
  - Pipeline stalls for WAR and WAW hazards.
  - Are these fundamental limitations???

9/20/00

CS252/Kubiatowicz  
Lec 6.4

## Review: Scoreboard Architecture (CDC 6600)



9/20/00

CS252/Kubiatowicz  
Lec 6.5

## Review: Four Stages of Scoreboard Control

- **Issue**—decode instructions & check for structural hazards (ID1)
  - Instructions issued in program order (for hazard checking)
  - Don't issue if **structural hazard**
  - Don't issue if instruction is **output dependent** on any previously issued but uncompleted instruction (no WAW hazards)
- **Read operands**—wait until no data hazards, then read operands (ID2)
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
  - **No forwarding of data** in this model!

9/20/00

CS252/Kubiatowicz  
Lec 6.6

## Review: Four Stages of Scoreboard Control

- **Execution**—operate on operands (EX)
  - The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.
- **Write result**—finish execution (WB)
  - Stall until no WAR hazards with previous instructions:

Example:

DIVD	F0, F2, F4
ADDD	F10, F0, F8
SUBD	F8, F8, F14

CDC 6600 scoreboard would stall SUBD until ADDD reads operands

9/20/00

CS252/Kubiatowicz  
Lec 6.7

## Another Dynamic Algorithm: Tomasulo's Algorithm

- For IBM 360/91 about 3 years after CDC 6600 (1966)
- **Goal: High Performance without special compilers**
- Differences between IBM 360 & CDC 6600 ISA
  - IBM has only 2 register specifiers/instr vs. 3 in CDC 6600
  - IBM has 4 FP registers vs. 8 in CDC 6600
  - IBM has memory-register ops
- **Small number of floating point registers prevented interesting compiler scheduling of operations**
  - This led Tomasulo to try to figure out how to get more effective registers — **renaming in hardware!**
- **Why Study? The descendants of this have flourished!**
  - Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604, ...

9/20/00

CS252/Kubiatowicz  
Lec 6.8


## Tomasulo Algorithm vs. Scoreboard

- Control & buffers **distributed** with Function Units (FU) vs. centralized in scoreboard;
  - FU buffers called "**reservation stations**"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations (RS); called **register renaming**;
  - avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, **not through registers**, over **Common Data Bus** that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue

9/20/00

CS252/Kubiatowicz  
Lec 6.9

## Tomasulo Organization



9/20/00

CS252/Kubiatowicz  
Lec 6.10

## Reservation Station Components

**Op**: Operation to perform in the unit (e.g., + or -)

**Vj, Vk**: **Value** of Source operands

- Store buffers has V field, result to be stored

**Qj, Qk**: Reservation stations producing source registers (value to be written)

- Note: No ready flags as in Scoreboard;  $Q_j, Q_k = 0 \Rightarrow$  ready
- Store buffers only have  $Q_i$  for RS producing result

**Busy**: Indicates reservation station or FU is busy

**Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

9/20/00

CS252/Kubiatowicz  
Lec 6.11

## Three Stages of Tomasulo Algorithm

### 1. Issue—get instruction from FP Op Queue

If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).

### 2. Execute—operate on operands (EX)

When both operands ready then execute; if not ready, watch Common Data Bus for result

### 3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting units; mark reservation station available

- Normal data bus: data + destination ("go to" bus)
- Common data bus**: data + **source** ("**come from**" bus)
  - 64 bits of data + 4 bits of Functional Unit **source** address
  - Write if matches expected Functional Unit (produces result)
  - Does the broadcast

9/20/00

CS252/Kubiatowicz  
Lec 6.12

## Tomasulo Example

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2			Load1	No
LD	F2	45+	R3			Load2	No
MULTD	F0	F2	F4			Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
Mult1		No					
Mult2		No					

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
0	FU								

9/20/00

CS252/Kubiatowicz  
Lec 6.13

## Tomasulo Example Cycle 1

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1		Load1	Yes 34+R2
LD	F2	45+	R3			Load2	No
MULTD	F0	F2	F4			Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
Mult1		No					
Mult2		No					

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
1	FU			Load1					

9/20/00

CS252/Kubiatowicz  
Lec 6.14

## Tomasulo Example Cycle 2

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1		Load1	Yes 34+R2
LD	F2	45+	R3	2		Load2	Yes 45+R3
MULTD	F0	F2	F4			Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
Mult1		No					
Mult2		No					

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2		Load2			Load1				

9/20/00

CS252/Kubiatowicz  
Lec 6.15

Note: Unlike 6600, can have multiple loads outstanding

## Tomasulo Example Cycle 3

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	Load1	Yes 34+R2
LD	F2	45+	R3	2		Load2	Yes 45+R3
MULTD	F0	F2	F4	3		Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
Mult1		Yes	MULTD		R(F4)	Load2	
Mult2		No					

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3	Mult1	Load2			Load1				

9/20/00

CS252/Kubiatowicz  
Lec 6.16

• Note: registers names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard

Load1 completing; what is waiting for Load1?

## Tomasulo Example Cycle 4

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4		Load2	Yes 45+R3
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	Yes	SUBD	M(A1)				Load2
Add2	No						
Add3	No						
Mult1	Yes	MULTD		R(F4)			Load2
Mult2	No						

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU	Mult1	Load2		M(A1)	Add1			

• Load2 completing; what is waiting for Load1?

9/20/00

CS252/Kubiatowicz  
Lec 6.17

## Tomasulo Example Cycle 5

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
2 Add1	Yes	SUBD	M(A1)	M(A2)			
Add2	No						
Add3	No						
10 Mult1	Yes	MULTD	M(A2)	R(F4)			
Mult2	Yes	DIVD		M(A1)			Mult1

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2		

9/20/00

CS252/Kubiatowicz  
Lec 6.18

## Tomasulo Example Cycle 6

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
1 Add1	Yes	SUBD	M(A1)	M(A2)			
Add2	Yes	ADDD		M(A2)			Add1
Add3	No						
9 Mult1	Yes	MULTD	M(A2)	R(F4)			
Mult2	Yes	DIVD		M(A1)			Mult1

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU	Mult1	M(A2)		Add2	Add1	Mult2		

• Issue ADDD here vs. scoreboard?

9/20/00

CS252/Kubiatowicz  
Lec 6.19

## Tomasulo Example Cycle 7

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7			
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
0 Add1	Yes	SUBD	M(A1)	M(A2)			
Add2	Yes	ADDD		M(A2)			Add1
Add3	No						
8 Mult1	Yes	MULTD	M(A2)	R(F4)			
Mult2	Yes	DIVD		M(A1)			Mult1

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU	Mult1	M(A2)		Add2	Add1	Mult2		

• Add1 completing; what is waiting for it?

9/20/00

CS252/Kubiatowicz  
Lec 6.20

## Tomasulo Example Cycle 8

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
2 Add2	Yes	ADDD	(M-M)	M(A2)			
Add3		No					
7 Mult1	Yes	MULTD	M(A2)	R(F4)			
Mult2	Yes	DIVD		M(A1)	Mult1		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU	Mult1	M(A2)	Add2	(M-M)	Mult2			

9/20/00

CS252/Kubietowicz  
Lec 6.21

## Tomasulo Example Cycle 9

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
1 Add2	Yes	ADDD	(M-M)	M(A2)			
Add3		No					
6 Mult1	Yes	MULTD	M(A2)	R(F4)			
Mult2	Yes	DIVD		M(A1)	Mult1		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
9	FU	Mult1	M(A2)	Add2	(M-M)	Mult2			

9/20/00

CS252/Kubietowicz  
Lec 6.22

## Tomasulo Example Cycle 10

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10			

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
0 Add2	Yes	ADDD	(M-M)	M(A2)			
Add3		No					
5 Mult1	Yes	MULTD	M(A2)	R(F4)			
Mult2	Yes	DIVD		M(A1)	Mult1		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
10	FU	Mult1	M(A2)	Add2	(M-M)	Mult2			

• Add2 completing; what is waiting for it?

9/20/00

CS252/Kubietowicz  
Lec 6.23

## Tomasulo Example Cycle 11

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
4 Mult1	Yes	MULTD	M(A2)	R(F4)			
Mult2	Yes	DIVD		M(A1)	Mult1		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	Mult1	M(A2)	(M-M+M(M-M))	Mult2				

• Write result of ADDD here vs. scoreboard?  
• All quick instructions complete in this cycle!

9/20/00

CS252/Kubietowicz  
Lec 6.24

## Tomasulo Example Cycle 12

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
3	Mult1	Yes	MULTD	M(A2)		R(F4)	
	Mult2	Yes	DIVD		M(A1)		Mult1

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU	Mult1	M(A2)		(M-M+M(M-M))	Mult2			

9/20/00

CS252/Kubietowicz  
Lec 6.25

## Tomasulo Example Cycle 13

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
2	Mult1	Yes	MULTD	M(A2)		R(F4)	
	Mult2	Yes	DIVD		M(A1)		Mult1

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
13	FU	Mult1	M(A2)		(M-M+M(M-M))	Mult2			

9/20/00

CS252/Kubietowicz  
Lec 6.26

## Tomasulo Example Cycle 14

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
1	Mult1	Yes	MULTD	M(A2)		R(F4)	
	Mult2	Yes	DIVD		M(A1)		Mult1

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
14	FU	Mult1	M(A2)		(M-M+M(M-M))	Mult2			

9/20/00

CS252/Kubietowicz  
Lec 6.27

## Tomasulo Example Cycle 15

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15		Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
0	Mult1	Yes	MULTD	M(A2)		R(F4)	
	Mult2	Yes	DIVD		M(A1)		Mult1

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
15	FU	Mult1	M(A2)		(M-M+M(M-M))	Mult2			

9/20/00

CS252/Kubietowicz  
Lec 6.28

# Tomasulo Example Cycle 16

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DIVD	M*F4	M(A1)		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
16	M*F4	M(A2)		(M-M+M(M-M))			Mult2		

Faster than light computation  
(skip a couple of cycles)

# Tomasulo Example Cycle 55

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
55	M*F4	M(A2)		(M-M+M(M-M))			Mult2		

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56			
ADDD	F6	F8	F2	6	10	11		

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
0	Mult2	Yes	DIVD	M*F4	M(A1)		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56	M*F4	M(A2)		(M-M+M(M-M))			Mult2		

• Mult2 is completing; what is waiting for it?



## Tomasulo Example Cycle 57

Instruction status:

Instruction	j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	No
LD	F2	45+	R3	2	4	5	No
MULTD	F0	F2	F4	3	15	16	No
SUBD	F8	F6	F2	4	7	8	No
DIVD	F10	F0	F6	5	56	57	No
ADDD	F6	F8	F2	6	10	11	No

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	No						
Add2	No						
Add3	No						
Mult1	No						
Mult2	Yes	DIVD	M*F4	M(A1)			

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56	M*F4	M(A2)		(M-M+M(M-M)	Result				

- Once again: In-order issue, out-of-order execution and completion.

9/20/00

CS252/Kubietowicz  
Lec 6.33

## Compare to Scoreboard Cycle 62

Instruction status:

Instruction	j	k	Issue	Oper	Comp	Result	Issue	Comp	Result	
LD	F6	34+	R2	1	2	3	4	1	3	4
LD	F2	45+	R3	5	6	7	8	2	4	5
MULTD	F0	F2	F4	6	9	19	20	3	15	16
SUBD	F8	F6	F2	7	9	11	12	4	7	8
DIVD	F10	F0	F6	8	21	61	62	5	56	57
ADDD	F6	F8	F2	13	14	16	22	6	10	11

- Why take longer on scoreboard/6600?
  - Structural Hazards
  - Lack of forwarding

9/20/00

CS252/Kubietowicz  
Lec 6.34

## Tomasulo v. Scoreboard (IBM 360/91 v. CDC 6600)

Pipelined Functional Units (6 load, 3 store, 3 +, 2 x/÷)  
Multiple Functional Units (1 load/store, 1 +, 2 x, 1 ÷)

window size: ≤ 14 instructions

No issue on structural hazard

WAR: renaming avoids

WAW: renaming avoids

Broadcast results from FU

Control: reservation stations

≤ 5 instructions

same

stall completion

stall issue

Write/read registers

central scoreboard

9/20/00

CS252/Kubietowicz  
Lec 6.35

## Tomasulo Drawbacks

- Complexity
  - delays of 360/91, MIPS 10000, IBM 620?
- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
  - Each CDB must go to multiple functional units ⇒ high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    - » Multiple CDBs ⇒ more FU logic for parallel assoc stores
- Non-precise interrupts!
  - We will address this later

9/20/00

CS252/Kubietowicz  
Lec 6.36

## CS 252 Administrivia

- Check Class List and Telebears and make sure that you are (1) in the class and (2) officially registered.
- Textbook Reading for Lectures 6 to 8
  - Computer Architecture: A Quantitative Approach, Chapter 4, Appendix B
- Assignment from book coming up soon....

9/20/00

CS252/Kubietowicz  
Lec 6.37

## Tomasulo Loop Example

Loop:LD	F0	0	R1
MULTD	F4	F0	F2
SD	F4	0	R1
SUBI	R1	R1	#8
BNEZ	R1	Loop	

- Assume Multiply takes 4 clocks
- Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit)
- To be clear, will show clocks for SUBI, BNEZ
- Reality: integer instructions ahead

9/20/00

CS252/Kubietowicz  
Lec 6.38

## Loop Example

*Instruction status:*

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	omp	esult			
1	LD	F0	0	R1			Load1	No	
1	MULTD	F4	F0	F2			Load2	No	
1	SD	F4	0	R1			Load3	No	
2	LD	F0	0	R1			Store1	No	
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	

*Reservation Stations:*

Time	Name	Busy	Op	Vj	S1 S2 RS			Code:	Fu	
					Vk	Qj	Qk			
Add1	No						LD	F0	0	R1
Add2	No						MULTD	F4	F0	F2
Add3	No						SD	F4	0	R1
Mult1	No						SUBI	R1	R1	#8
Mult2	No						BNEZ	R1	Loop	

*Register result status*

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
0	80	Fu								

9/20/00

CS252/Kubietowicz  
Lec 6.39

## Loop Example Cycle 1

*Instruction status:*

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	esult			
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2			Load2	No	
1	SD	F4	0	R1			Load3	No	
2	LD	F0	0	R1			Store1	No	
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	

*Reservation Stations:*

Time	Name	Busy	Op	Vj	S1 S2 RS			Code:	Fu	
					Vk	Qj	Qk			
Add1	No						LD	F0	0	R1
Add2	No						MULTD	F4	F0	F2
Add3	No						SD	F4	0	R1
Mult1	No						SUBI	R1	R1	#8
Mult2	No						BNEZ	R1	Loop	

*Register result status*

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
1	80	Fu	Load1							

9/20/00

CS252/Kubietowicz  
Lec 6.40

## Loop Example Cycle 2

**Instruction status:**

ITER	Instruction	j	k	Issue	Comp	result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1			Load3	No	
2	LD	F0	0	R1			Store1	No	
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	Yes	Multd			R(F4)	Load1		SUBI R1 R1 #8
Mult2	No							BNEZ R1 Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
2	80	Fu	Load1	Mult1						

9/20/00

CS252/Kubietowicz  
Lec 6.41

## Loop Example Cycle 3

**Instruction status:**

ITER	Instruction	j	k	Issue	omp	result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1			Store1	Yes	80
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	Yes	Multd			R(F4)	Load1		SUBI R1 R1 #8
Mult2	No							BNEZ R1 Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
3	80	Fu	Load1	Mult1						

9/20/00

CS252/Kubietowicz  
Lec 6.42

• Implicit renaming sets up "DataFlow" graph

## Loop Example Cycle 4

**Instruction status:**

ITER	Instruction	j	k	Issue	omp	result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1			Store1	Yes	80
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	Yes	Multd			R(F4)	Load1		SUBI R1 R1 #8
Mult2	No							BNEZ R1 Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
4	80	Fu	Load1	Mult1						

9/20/00

CS252/Kubietowicz  
Lec 6.43

• Dispatching SUBI Instruction

## Loop Example Cycle 5

**Instruction status:**

ITER	Instruction	j	k	Issue	Comp	result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1			Store1	Yes	80
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	

**Reservation Stations:**

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	Yes	Multd			R(F4)	Load1		SUBI R1 R1 #8
Mult2	No							BNEZ R1 Loop

**Register result status**

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
5	72	Fu	Load1	Mult1						

9/20/00

CS252/Kubietowicz  
Lec 6.44

• And, BNEZ instruction

## Loop Example Cycle 6

Instruction status:

ITER	Instruction	j	k	Issue	Comp	result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6		Store1	Yes	80
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	Yes	Multd			R(F4)	Load1		SUBI R1 R1 #8
Mult2	No							BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
6	72	Fu	Load2	Mult1						

• Notice that F0 never sees Load from location 80

9/20/00

CS252/Kubiatowicz  
Lec 6.45

## Loop Example Cycle 7

Instruction status:

ITER	Instruction	j	k	Issue	Comp	result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6		Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	No	
2	SD	F4	0	R1			Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	Yes	Multd			R(F2)	Load1		SUBI R1 R1 #8
Mult2	Yes	Multd			R(F2)	Load2		BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
7	72	Fu	Load2	Mult2						

• Register file completely detached from computation  
• First and Second iteration completely overlapped

9/20/00

CS252/Kubiatowicz  
Lec 6.46

## Loop Example Cycle 8

Instruction status:

ITER	Instruction	j	k	Issue	Comp	result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6		Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	Yes	72
2	SD	F4	0	R1	8		Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	Yes	Multd			R(F2)	Load1		SUBI R1 R1 #8
Mult2	Yes	Multd			R(F2)	Load2		BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
8	72	Fu	Load2	Mult2						

9/20/00

CS252/Kubiatowicz  
Lec 6.47

## Loop Example Cycle 9

Instruction status:

ITER	Instruction	j	k	Issue	Comp	result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6		Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	Yes	72
2	SD	F4	0	R1	8		Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	Yes	Multd			R(F2)	Load1		SUBI R1 R1 #8
Mult2	Yes	Multd			R(F2)	Load2		BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
9	72	Fu	Load2	Mult2						

• Load1 completing: who is waiting?  
Note: Dispatching SUBI

9/20/00

CS252/Kubiatowicz  
Lec 6.48

## Loop Example Cycle 10

*Instruction status:*

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	Comp	esult			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	Yes
1	SD	F4	0	R1	3			Load3	No
2	LD	F0	0	R1	6	10		Store1	Yes
2	MULTD	F4	F0	F2	7			Store2	Yes
2	SD	F4	0	R1	8			Store3	No

*Reservation Stations:*

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	SI			S2			RS			
	Add1	No						LD	F0	0	R1							
	Add2	No						MULTD	F4	F0	F2							
	Add3	No						SD	F4	0	R1							
4	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8							
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop								

*Register result status*

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
10	64	Fu	Load2	Mult2						

• Load2 completing: who is waiting?

Note: Dispatching BNEZ

9/20/08

CS252/Kubietowicz  
Lec 6.49

## Loop Example Cycle 11

*Instruction status:*

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	omp	esult			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7			Store2	Yes
2	SD	F4	0	R1	8			Store3	No

*Reservation Stations:*

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	SI			S2			RS			
	Add1	No						LD	F0	0	R1							
	Add2	No						MULTD	F4	F0	F2							
	Add3	No						SD	F4	0	R1							
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8							
4	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop								

*Register result status*

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
11	64	Fu	Load3	Mult2						

• Next load in sequence

9/20/00

CS252/Kubietowicz  
Lec 6.50

## Loop Example Cycle 12

*Instruction status:*

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	omp	esult			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7			Store2	Yes
2	SD	F4	0	R1	8			Store3	No

*Reservation Stations:*

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	SI			S2			RS			
	Add1	No						LD	F0	0	R1							
	Add2	No						MULTD	F4	F0	F2							
	Add3	No						SD	F4	0	R1							
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8							
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop								

*Register result status*

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
12	64	Fu	Load3	Mult2						

• Why not issue third multiply?

9/20/00

CS252/Kubietowicz  
Lec 6.51

## Loop Example Cycle 13

*Instruction status:*

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	omp	esult			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7			Store2	Yes
2	SD	F4	0	R1	8			Store3	No

*Reservation Stations:*

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	SI			S2			RS			
	Add1	No						LD	F0	0	R1							
	Add2	No						MULTD	F4	F0	F2							
	Add3	No						SD	F4	0	R1							
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8							
2	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop								

*Register result status*

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
13	64	Fu	Load3	Mult2						

9/20/00

CS252/Kubietowicz  
Lec 6.52

## Loop Example Cycle 14

Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	omp	esult			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14		Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80
2	MULTD	F4	F0	F2	7			Store2	Yes 72
2	SD	F4	0	R1	8			Store3	No

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	SI	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
1	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
14	64	Fu	Load3	Mult2						

• Mult1 completing. Who is waiting?

9/20/00

CS252/Kubietowicz  
Lec 6.53

## Loop Example Cycle 15

Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	omp	esult			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80
2	MULTD	F4	F0	F2	7	15		Store2	Yes 72
2	SD	F4	0	R1	8			Store3	No

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	SI	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
0	Mult1	No						SUBI	R1	R1	#8
0	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	

Reservation Stations:

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
15	64	Fu	Load3	Mult2						

• Mult2 completing. Who is waiting?

9/20/00

CS252/Kubietowicz  
Lec 6.54

## Loop Example Cycle 16

Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	omp	esult			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72
2	SD	F4	0	R1	8			Store3	No

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	SI	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	

Reservation Stations:

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
16	64	Fu	Load3	Mult1						

9/20/00

CS252/Kubietowicz  
Lec 6.55

## Loop Example Cycle 17

Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	omp	esult			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72
2	SD	F4	0	R1	8			Store3	Yes 64

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	SI	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	

Reservation Stations:

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
17	64	Fu	Load3	Mult1						

9/20/00

CS252/Kubietowicz  
Lec 6.56

## Loop Example Cycle 18

Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	omp	esult			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3	18	19	Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes 64 Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	SI S2 RS		
Add1	No							LD	F0	0	R1
Add2	No							MULTD	F4	F0	F2
Add3	No							SD	F4	0	R1
Mult1	Yes	Multd						SUBI	R1	R1	#8
Mult2	No							BNEZ	R1	Loop	

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
18	64	Fu	Load3	Mult1						

9/20/00

CS252/Kubietowicz  
Lec 6.57

## Loop Example Cycle 19

Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	omp	esult			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3	18	19	Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	No
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8	19		Store3	Yes 64 Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	SI S2 RS		
Add1	No							LD	F0	0	R1
Add2	No							MULTD	F4	F0	F2
Add3	No							SD	F4	0	R1
Mult1	Yes	Multd						SUBI	R1	R1	#8
Mult2	No							BNEZ	R1	Loop	

Reservation Stations:

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
19	64	Fu	Load3	Mult1						

9/20/00

CS252/Kubietowicz  
Lec 6.58

## Loop Example Cycle 20

Instruction status:

ITER	Instruction	j	k	Exec Write			Busy	Addr	Fu
				Issue	omp	esult			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3	18	19	Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	No
2	MULTD	F4	F0	F2	7	15	16	Store2	No
2	SD	F4	0	R1	8	19	20	Store3	Yes 64 Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	SI S2 RS		
Add1	No							LD	F0	0	R1
Add2	No							MULTD	F4	F0	F2
Add3	No							SD	F4	0	R1
Mult1	Yes	Multd						SUBI	R1	R1	#8
Mult2	No							BNEZ	R1	Loop	

Reservation Stations:

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
20	64	Fu	Load3	Mult1						

9/20/00

CS252/Kubietowicz  
Lec 6.59

## Why can Tomasulo overlap iterations of loops?

- **Register renaming**
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- **Reservation stations**
  - Permit instruction issue to advance past integer control flow operations
  - Also buffer old values of registers - totally avoiding the WAR stall that we saw in the scoreboard.
- **Other idea: Tomasulo building "DataFlow" graph on the fly.**


9/20/00

CS252/Kubietowicz  
Lec 6.60

## Data-Flow Architectures

- Basic Idea: Hardware represents direct encoding of compiler dataflow graphs:


Input: a,b  
 $y := (a+b)/x$   
 $x := (a*(a+b))+b$   
output: y,x



CS252/Kubietowicz  
Lec 6.61

## Paper by Dennis and Misunas

- Data flows along arcs in "Tokens".
- When two tokens arrive at compute box, box "fires" and produces new token.
- Split operations produce copies of tokens



"Reservation Station?"

9/20/00

CS252/Kubietowicz  
Lec 6.62

## Brief, In-class discussion of Monsoon

- Both Scoreboard and Tomasulo have:

In-order issue, out-of-order execution, and out-of-order completion

- Need to "fix" the out-of-order completion aspect so that we can find precise breakpoint in instruction stream.

9/20/00

CS252/Kubietowicz  
Lec 6.63

9/20/00

CS252/Kubietowicz  
Lec 6.64



## Relationship between precise interrupts and speculation:

- Speculation is a form of guessing.
- Important for branch prediction:
  - Need to "take our best shot" at predicting branch direction.
  - If we issue multiple instructions per cycle, lose lots of potential instructions otherwise:
    - » Consider 4 instructions per cycle
    - » If take single cycle to decide on branch, waste from 4 - 7 instruction slots!
- If we speculate and are wrong, need to back up and restart execution to point at which we predicted incorrectly:
  - This is exactly same as precise exceptions!
- Technique for both precise interrupts/exceptions and speculation: *in-order completion or commit*


9/20/00

CS252/Kubiatowicz  
Lec 6.65

## HW support for precise interrupts

- Need HW buffer for results of uncommitted instructions: *reorder buffer*

- 3 fields: instr, destination, value
- Reorder buffer can be operand source => more registers like RS
- Use reorder buffer number instead of reservation station when execution completes
- Supplies operands between execution complete & commit
- Once operand commits, result is put into register
- Instructions **commit**
- As a result, easy to undo speculated instructions on mispredicted branches **or on exceptions**



9/20/00

CS252/Kubiatowicz  
Lec 6.66


## Four Steps of Speculative Tomasulo Algorithm

- 1. Issue**—get instruction from FP Op Queue  
If reservation station and reorder buffer slot free, issue instr & send operands & reorder buffer no. for destination (this stage sometimes called "dispatch")
- 2. Execution**—operate on operands (EX)  
When both operands ready then execute; if not ready, watch CDB for result; when both in reservation station, execute; checks RAW (sometimes called "issue")
- 3. Write result**—finish execution (WB)  
Write on Common Data Bus to all awaiting FUs & reorder buffer; mark reservation station available.
- 4. Commit**—update register with reorder result  
When instr. at head of reorder buffer & result present, update register with result (or store to memory) and remove instr from reorder buffer. Mispredicted branch flushes reorder buffer (sometimes called "graduation")

9/20/00

CS252/Kubiatowicz  
Lec 6.67

## What are the hardware complexities with reorder buffer (ROB)?



- How do you find the latest version of a register?
  - As specified by Smith paper, need associative comparison network
  - Could use future file or just use the register result status buffer to track which specific reorder buffer has received the value
- Need as many ports on ROB as register file

9/20/00

CS252/Kubiatowicz  
Lec 6.68

## Summary #1

- Reservations stations: *implicit register renaming* to larger set of registers + buffering source operands
  - Prevents registers as bottleneck
  - Avoids WAR, WAW hazards of Scoreboard
  - Allows loop unrolling in HW
- Not limited to basic blocks (integer units gets ahead, beyond branches)
- Helps cache misses as well
- Lasting Contributions
  - Dynamic scheduling
  - Register renaming
  - Load/store disambiguation
- 360/91 descendants are Pentium II; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264