

Lecture 4: Introduction to Advanced Pipelining

Prof. John Kubiawicz
Computer Science 252
Fall 1998

JDK.F98
Slide 1

Review: Control Flow and Exceptions

- RISC vs CISC was about virtualizing the CPU interface, not simple vs complex instructions
- Control flow is **the biggest** problem for computer architects. This is getting worse:
 - Modern computer languages such as C++ and Java use many smaller procedure calls (method invocations)
 - Networked devices need to respond quickly to many external events.
- Talked about CRISP method of merging multiple instructions together in on-chip cache
 - This was actually a limited form of recompilation for on-chip VLIW. We will see this in greater detail later
- Interrupts vs Polling: two sides of a coin
 - Interrupts ensure predictable handling of devices (can be guaranteed to happen by OS)
 - Polling has lower overhead if device events frequent
 - Interrupts have lower overhead if device events infrequent

JDK.F98
Slide 2

Exception/Interrupt classifications

- **Exceptions:** relevant to the current process
 - Faults, arithmetic traps, and synchronous traps
 - Invoke software on behalf of the currently executing process
- **Interrupts:** caused by asynchronous, outside events
 - I/O devices requiring service (DISK, network)
 - Clock interrupts (real time scheduling)
- **Machine Checks:** caused by serious hardware failure
 - Not always restartable
 - Indicate that bad things have happened.
 - » Non-recoverable ECC error
 - » Machine room fire
 - » Power outage

JDK.F98
Slide 3


A related classification: Synchronous vs. Asynchronous

- **Synchronous:** means related to the instruction stream, i.e. during the execution of an instruction
 - Must stop an instruction that is currently executing
 - Page fault on load or store instruction
 - Arithmetic exception
 - Software Trap Instructions
- **Asynchronous:** means unrelated to the instruction stream, i.e. caused by an outside event.
 - Does not have to disrupt instructions that are already executing
 - Interrupts are asynchronous
 - Machine checks are asynchronous
- **SemiSynchronous (or high-availability interrupts):**
 - Caused by external event but may have to disrupt current instructions in order to guarantee service

JDK.F98
Slide 4

Recap: Device Interrupt

(Say, arrival of network message)



Note that priority must be raised to avoid recursive interrupts!

JDK.F98
Slide 5

Interrupt controller hardware and mask levels

- Interrupt disable mask may be multi-bit word accessed through some special memory address
- Operating system constructs a hierarchy of masks that reflects some form of interrupt priority.

- For instance:

Priority	Example
0	Software interrupts
2	Network Interrupts
4	Sound card
5	Disk Interrupt
6	Real Time clock

- This reflects the an order of urgency to interrupts
- For instance, this ordering says that disk events can interrupt the interrupt handlers for network interrupts.

JDK.F98
Slide 6

What about interrupt overhead? SPARC (and RISC I) had register windows

- On interrupt or procedure call, simply switch to a different set of registers
- Really saves on interrupt overhead
 - Interrupts can happen at any point in the execution, so compiler cannot help with knowledge of live registers.
 - Conservative handlers must save all registers
 - Short handlers might be able to save only a few, but this analysis is complicated
- Not as big a deal with procedure calls
 - Original statement by Patterson was that Berkeley didn't have a compiler team, so they used a hardware solution
 - Good compilers can allocate registers across procedure boundaries
 - Good compilers know what registers are live at any one time

JDK.F98
Slide 7

Supervisor State

- Typically, processors have some amount of state that user programs are not allowed to touch.
 - Page mapping hardware/TLB
 - » TLB prevents one user from accessing memory of another
 - » TLB protection prevents user from modifying mappings
 - Interrupt controllers -- User code prevented from crashing machine by disabling interrupts. Ignoring device interrupts, etc.
 - Real-time clock interrupts ensure that users cannot lockup/crash machine even if they run code that goes into a loop:
 - » "Preemptive Multitasking" vs "non-preemptive multitasking"
- Access to hardware devices restricted
 - Prevents malicious user from stealing network packets
 - Prevents user from writing over disk blocks
- Distinction made with at least two-levels:
USER/SYSTEM (one hardware mode-bit)
 - x86 architectures actually provide 4 different levels, only two usually used by OS (or only 1 in older Microsoft OSs)

JDK.F98
Slide 8

Entry into Supervisor Mode

- Entry into supervisor mode typically happens on interrupts, exceptions, and special trap instructions.
- Entry goes through kernel instructions:
 - interrupts, exceptions, and trap instructions change to supervisor mode, then jump (indirectly) through table of instructions in kernel

```
intvec: j    handle_int0
        j    handle_int1
        ...
        j    handle_fp_except0
        ...
        j    handle_trap0
        j    handle_trap1
```


- OS "System Calls" are just trap instructions:


```
read(fd,buffer,count) => st 20(r0),r1
                           st 24(r0),r2
                           st 28(r0),r3
                           trap $READ
```
- OS overhead can be serious concern for achieving fast interrupt behavior. JDK.F98 Slide 9

Precise Interrupts/Exceptions

- An interrupt or exception is considered *precise* if there is a single instruction (or interrupt point) for which all instructions before that instruction have committed their state and no following instructions including the interrupting instruction have modified any state.

- This means, effectively, that you can restart execution at the interrupt point and "get the right answer"
- Implicit in our previous example of a device interrupt:
 - » Interrupt point is at first **lw** instruction



JDK.F98 Slide 10

Precise interrupt point requires multiple PCs to describe in presence of delayed branches

```
addi r4,r3,#4
sub  r1,r2,r3
PC:  bne  r1,there
PC+4: and  r2,r3,r5
<other insts>
```

← Interrupt point described as <PC,PC+4>

```
addi r4,r3,#4
sub  r1,r2,r3
PC:  bne  r1,there
PC+4: and  r2,r3,r5
<other insts>
```

Interrupt point described as:

← <PC+4,there> (branch was taken)
or
← <PC+4,PC+8> (branch was not taken)

JDK.F98 Slide 11

Why are precise interrupts desirable?

- Many types of interrupts/exceptions need to be restartable. Easier to figure out what actually happened:
 - I.e. TLB faults. Need to fix translation, then restart load/store
 - IEEE gradual underflow, illegal operation, etc:
- e.g. Suppose you are computing $f(x) = \frac{\sin(x)}{x}$
Then, for $x \rightarrow 0$,

$$f(0) = \frac{0}{0} \Rightarrow NaN + illegal_operation$$

Want to take exception, replace NaN with 1, then restart.
- Restartability doesn't *require* preciseness. However, preciseness makes it *a lot easier* to restart.
- Simplify the task of the operating system a lot
 - **Less state** needs to be saved away if unloading process.
 - Quick to restart (making for fast interrupts)

JDK.F98 Slide 12

Precise Exceptions in simple 5-stage pipeline:

- Exceptions may occur at different stages in pipeline (I.e. **out of order**):
 - Arithmetic exceptions occur in execution stage
 - TLB faults can occur in instruction fetch or memory stage
- What about interrupts? The doctor's mandate of "do no harm" applies here: try to interrupt the pipeline as little as possible
- All of this solved by tagging instructions in pipeline as "cause exception or not" and wait until end of memory stage to flag exception
 - Interrupts become marked NOPs (like bubbles) that are placed into pipeline instead of an instruction.
 - Assume that interrupt condition persists in case NOP flushed
 - Clever instruction fetch might start fetching instructions from interrupt vector, but this is complicated by need for supervisor mode switch, saving of one or more PCs, etc

JDK.F98
Slide 13

Approximations to precise interrupts

- Hardware has imprecise state at time of interrupt
- Exception handler must figure out how to find a precise PC at which to restart program.
 - Done by emulating instructions that may remain in pipeline
 - Example: SPARC allows limited parallelism between FP and integer core:
 - » possible that integer instructions #1 - #4 have already executed at time that the first floating instruction gets a recoverable exception
 - » Interrupt handler code must fixup <float 1> then emulate both <float 1> and <float 2>
 - » At that point, precise interrupt point is integer instruction #5
- Vax had string move instructions that could be in middle at time that page-fault occurred.
- Could be arbitrary processor state that needs to be restored to restart execution.

<float 1>
<int 1>
<int 2>
<int 3>
<float 2>
<int 4>
<int 5>

JDK.F98
Slide 14

How to achieve precise interrupts when instructions executing in arbitrary order?

- Jim Smith's classic paper (you read last time) discusses several methods for getting precise interrupts:
 - In-order instruction completion
 - Reorder buffer
 - History buffer
- We will discuss these after we see the advantages of out-of-order execution.

JDK.F98
Slide 15

Review: Summary of Pipelining Basics

- Hazards limit performance
 - Structural: need more HW resources
 - Data: need forwarding, compiler scheduling
 - Control: early evaluation & PC, delayed branch, prediction
- Increasing length of pipe increases impact of hazards; pipelining helps instruction bandwidth, not latency
- Interrupts, Instruction Set, FP makes pipelining harder
- Compilers reduce cost of data and control hazards
 - Load delay slots
 - Branch delay slots
 - Branch prediction
- Today: Longer pipelines (R4000) => Better branch prediction, more instruction parallelism?


JDK.F98
Slide 16

Case Study: MIPS R4000 (200 MHz)

- **8 Stage Pipeline:**
 - IF-first half of fetching of instruction; PC selection happens here as well as initiation of instruction cache access.
 - **IS-second half of access to instruction cache.**
 - RF-instruction decode and register fetch, hazard checking and also instruction cache hit detection.
 - EX-execution, which includes effective address calculation, ALU operation, and branch target computation and condition evaluation.
 - DF-data fetch, first half of access to data cache.
 - **DS-second half of access to data cache.**
 - **TC-tag check, determine whether the data cache access hit.**
 - WB-write back for loads and register-register operations.
- **8 Stages: What is impact on Load delay? Branch delay? Why?**

JDK.F98
Slide 17

Case Study: MIPS R4000



JDK.F98
Slide 18

MIPS R4000 Floating Point

- FP Adder, FP Multiplier, FP Divider
- Last step of FP Multiplier/Divider uses FP Adder HW
- 8 kinds of stages in FP units:

Stage	Functional unit	Description
A	FP adder	Mantissa ADD stage
D	FP divider	Divide pipeline stage
E	FP multiplier	Exception test stage
M	FP multiplier	First stage of multiplier
N	FP multiplier	Second stage of multiplier
R	FP adder	Rounding stage
S	FP adder	Operand shift stage
U		Unpack FP numbers

JDK.F98
Slide 19

MIPS FP Pipe Stages

FP Instr	1	2	3	4	5	6	7	8	...
Add, Subtract	U	S+A	A+R	R+S					
Multiply	U	E+M	M	M	M	N	N+A	R	
Divide	U	A	R	D ²⁸	...	D+A	D+R, D+R, D+A, D+R, A,		
Square root	U	E	(A+R) ¹⁰⁸	...	A	R			
Negate	U	S							
Absolute value	U	S							
FP compare	U	A	R						


Stages:

M	First stage of multiplier	A	Mantissa ADD stage
N	Second stage of multiplier	D	Divide pipeline stage
R	Rounding stage	E	Exception test stage
S	Operand shift stage		
U	Unpack FP numbers		

JDK.F98
Slide 20

R4000 Performance

- Not ideal CPI of 1:
 - Load stalls (1 or 2 clock cycles)
 - Branch stalls (2 cycles + unfilled slots)
 - FP result stalls: RAW data hazard (latency)
 - FP structural stalls: Not enough FP hardware (parallelism)



JDK.F98
Slide 21

Advanced Pipelining and Instruction Level Parallelism (ILP)

- ILP: Overlap execution of unrelated instructions
- gcc 17% control transfer
 - 5 instructions + 1 branch
 - Beyond single block to get more instruction level parallelism
- Loop level parallelism one opportunity
 - First SW, then HW approaches
- DLX Floating Point as example
 - Measurements suggests R4000 performance FP execution has room for improvement

JDK.F98
Slide 22

FP Loop: Where are the Hazards?

```

Loop: LD    F0,0(R1)    ;F0=vector element
      ADDD  F4,F0,F2    ;add scalar from F2
      SD    0(R1),F4    ;store result
      SUBI  R1,R1,8     ;decrement pointer 8B (DW)
      BNEZ  R1,Loop    ;branch R1!=zero
      NOP                    ;delayed branch slot
    
```

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0
Integer op	Integer op	0

- Where are the stalls?

JDK.F98
Slide 23

FP Loop Showing Stalls

```

1 Loop: LD    F0,0(R1)    ;F0=vector element
2      stall
3      ADDD  F4,F0,F2    ;add scalar in F2
4      stall
5      stall
6      SD    0(R1),F4    ;store result
7      SUBI  R1,R1,8     ;decrement pointer 8B (DW)
8      BNEZ  R1,Loop    ;branch R1!=zero
9      stall           ;delayed branch slot
    
```

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1

- 9 clocks: Rewrite code to minimize stalls?

JDK.F98
Slide 24

Revised FP Loop Minimizing Stalls

```

1 Loop: LD    F0,0(R1)
2      stall
3      ADDD  F4,F0,F2
4      SUBI  R1,R1,8
5      BNEZ  R1,Loop    ;delayed branch
6      SD    8(R1),F4    ;altered when move past SUBI
    
```

Swap BNEZ and SD by changing address of SD

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1

6 clocks: Unroll loop 4 times code to make faster? JDK.F98 Slide 25

Unroll Loop Four Times (straightforward way)

```

1 Loop: LD    F0,0(R1)
2      ADDD  F4,F0,F2
3      SD    0(R1),F4    ;drop SUBI & BNEZ
4      LD    F6,-8(R1)
5      ADDD  F8,F6,F2
6      SD    -8(R1),F8    ;drop SUBI & BNEZ
7      LD    F10,-16(R1)
8      ADDD  F12,F10,F2
9      SD    -16(R1),F12 ;drop SUBI & BNEZ
10     LD    F14,-24(R1)
11     ADDD  F16,F14,F2
12     SD    -24(R1),F16
13     SUBI  R1,R1,#32    ;alter to 4*8
14     BNEZ  R1,LOOP
15     NOP
    
```

1 cycle stall (between lines 1 and 2)
2 cycles stall (between lines 2 and 3)

Rewrite loop to minimize stalls?

15 + 4 x (1+2) = 27 clock cycles, or 6.8 per iteration
Assumes R1 is multiple of 4 JDK.F98 Slide 26

Unrolled Loop That Minimizes Stalls

```

1 Loop: LD    F0,0(R1)
2      LD    F6,-8(R1)
3      LD    F10,-16(R1)
4      LD    F14,-24(R1)
5      ADDD  F4,F0,F2
6      ADDD  F8,F6,F2
7      ADDD  F12,F10,F2
8      ADDD  F16,F14,F2
9      SD    0(R1),F4
10     SD    -8(R1),F8
11     SD    -16(R1),F12
12     SUBI  R1,R1,#32
13     BNEZ  R1,LOOP
14     SD    8(R1),F16    ; 8-32 = -24
    
```

- What assumptions made when moved code?
 - OK to move store past SUBI even though changes register
 - OK to move loads before stores: get right data?
 - When is it safe for compiler to do such changes?

14 clock cycles, or 3.5 per iteration

When safe to move instructions?

JDK.F98 Slide 27

Compiler Perspectives on Code Movement

- Definitions: compiler concerned about dependencies in program, whether or not a HW hazard depends on a given pipeline
- Try to schedule to avoid hazards
- (True) Data dependencies (RAW if a hazard for HW)
 - Instruction i produces a result used by instruction j, or
 - Instruction j is data dependent on instruction k, and instruction k is data dependent on instruction i.
- If dependent, can't execute in parallel
- Easy to determine for registers (fixed names)
- Hard for memory ("memory disambiguation" problem):
 - Does 100(R4) = 20(R6)?
 - From different loop iterations, does 20(R6) = 20(R6)?

JDK.F98 Slide 28

Where are the data dependencies?

```
1 Loop: LD    F0,0(R1)
2      ADDD  F4,F0,F2
3      SUBI  R1,R1,8
4      BNEZ  R1,Loop    ;delayed branch
5      SD    8(R1),F4    ;altered when move past SUBI
```

JDK.F98
Slide 29

Compiler Perspectives on Code Movement

- Another kind of dependence called **name dependence**: two instructions use same name (register or memory location) but don't exchange data
- **Antidependence** (WAR if a hazard for HW)
 - Instruction j writes a register or memory location that instruction i reads from and instruction i is executed first
- **Output dependence** (WAW if a hazard for HW)
 - Instruction i and instruction j write the same register or memory location; ordering between instructions must be preserved.

JDK.F98
Slide 30

Where are the name dependencies?

```
1 Loop:LD    F0,0(R1)
2      ADDD  F4,F0,F2
3      SD    0(R1),F4    ;drop SUBI & BNEZ
4      LD    F0,-8(R1)
5      ADDD  F4,F0,F2
6      SD    -8(R1),F4    ;drop SUBI & BNEZ
7      LD    F0,-16(R1)
8      ADDD  F4,F0,F2
9      SD    -16(R1),F4   ;drop SUBI & BNEZ
10     LD    F0,-24(R1)
11     ADDD  F4,F0,F2
12     SD    -24(R1),F4
13     SUBI  R1,R1,#32    ;alter to 4*8
14     BNEZ  R1,LOOP
15     NOP
```

How can remove them?

JDK.F98
Slide 31

Where are the name dependencies?

```
1 Loop:LD    F0,0(R1)
2      ADDD  F4,F0,F2
3      SD    0(R1),F4    ;drop SUBI & BNEZ
4      LD    F6,-8(R1)
5      ADDD  F8,F6,F2
6      SD    -8(R1),F8    ;drop SUBI & BNEZ
7      LD    F10,-16(R1)
8      ADDD  F12,F10,F2
9      SD    -16(R1),F12  ;drop SUBI & BNEZ
10     LD    F14,-24(R1)
11     ADDD  F16,F14,F2
12     SD    -24(R1),F16
13     SUBI  R1,R1,#32    ;alter to 4*8
14     BNEZ  R1,LOOP
15     NOP
```

Called "register renaming"

JDK.F98
Slide 32

Compiler Perspectives on Code Movement

- Again Name Dependence is Hard for Memory Accesses
 - Does $100(R4) = 20(R6)$?
 - From different loop iterations, does $20(R6) = 20(R6)$?
- Our example required compiler to know that if R1 doesn't change then:

$0(R1) \neq -8(R1) \neq -16(R1) \neq -24(R1)$

There were no dependencies between some loads and stores so they could be moved by each other

JDK.F98
Slide 33

When Safe to Unroll Loop?

- Example: Where are data dependencies?
(A,B,C distinct & nonoverlapping)

```
for (i=0; i<100; i=i+1) {  
    A[i+1] = A[i] + C[i];    /* S1 */  
    B[i+1] = B[i] + A[i+1]; /* S2 */  
}
```

1. S2 uses the value, A[i+1], computed by S1 in the same iteration.
 2. S1 uses a value computed by S1 in an earlier iteration, since iteration i computes A[i+1] which is read in iteration i+1. The same is true of S2 for B[i] and B[i+1].
This is a "loop-carried dependence": between iterations
- Not the case for our prior example; each iteration was distinct
 - Implies that iterations can't be executed in parallel. Right?

JDK.F98
Slide 34

Does a loop-carried dependence mean there is no parallelism???

- Consider:

```
for (i=0; i< 8; i=i+1) {  
    A = A + C[i];    /* S1 */  
}
```

Could compute:

"Cycle 1":
temp0 = C[0] + C[1];
temp1 = C[2] + C[3];
temp2 = C[4] + C[5];
temp3 = C[6] + C[7];

"Cycle 2":
temp4 = temp0 + temp1;
temp5 = temp2 + temp3;

"Cycle 3":
A = temp4 + temp5;

- Relies on associative nature of "+".
- See "Parallelizing Complex Scans and Reductions" by Allan Fisher and Anwar Ghuloum (handed out today)

JDK.F98
Slide 35

HW Schemes: Instruction Parallelism Can we get CPI closer to 1?

- Why in HW at run time?

- Works when can't know real dependence at compile time
- Compiler simpler
- Code for one machine runs well on another

- Key idea: Allow instructions behind stall to proceed

```
DIVD  F0, F2, F4  
ADDD  F10, F0, F8  
SUBD  F12, F8, F14
```

- Out-of-order execution => out-of-order completion.

JDK.F98
Slide 36

Scoreboard: a bookkeeping technique

- Out-of-order execution divides ID stage:
 1. **Issue**—decode instructions, check for structural hazards
 2. **Read operands**—wait until no data hazards, then read operands
- Scoreboards date to CDC6600 in 1963
- Scoreboards allow instruction to execute whenever 1 & 2 hold, not waiting for prior instructions
- CDC 6600: In order issue, out-of-order execution, out-of-order commit (or completion)
 - No forwarding!
 - Imprecise interrupt/exception model for now

JDK.F98
Slide 37

Scoreboard Implications

- Out-of-order completion => WAR, WAW hazards?
- Solutions for WAR:
 - Stall writeback until registers have been read
 - Read registers only during Read Operands stage
- Solution for WAW:
 - Detect hazard and stall issue of new instruction until other instruction completes
- No register renaming!
- Need to have multiple instructions in execution phase => multiple execution units or pipelined execution units
- Scoreboard keeps track of dependencies between instructions that have already issued.
- Scoreboard replaces ID, EX, WB with 4 stages

JDK.F98
Slide 38

Four Stages of Scoreboard Control

- **Issue**—decode instructions & check for structural hazards (ID1)
 - Instructions issued in program order (for hazard checking)
 - Don't issue if **structural hazard**
 - Don't issue if instruction is **output dependent** on any previously issued but uncompleted instruction (no WAW hazards)
- **Read operands**—wait until no data hazards, then read operands (ID2)
 - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
 - **No forwarding of data** in this model!

JDK.F98
Slide 39

Four Stages of Scoreboard Control

- **Execution**—operate on operands (EX)
 - The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.
- **Write result**—finish execution (WB)
 - Stall until no WAR hazards with previous instructions:

Example:

DIVD	F0, F2, F4
ADDD	F10, F0, F8
SUBD	F8, F8, F14

CDC 6600 scoreboard would stall SUBD until ADDD reads operands

JDK.F98
Slide 40

Three Parts of the Scoreboard

- Instruction status:**
Which of 4 steps the instruction is in
- Functional unit status:**—Indicates the state of the functional unit (FU). 9 fields for each functional unit
 - Busy:** Indicates whether the unit is busy or not
 - Op:** Operation to perform in the unit (e.g., + or -)
 - Fi:** Destination register
 - Fj, Fk:** Source-register numbers
 - Qj, Qk:** Functional units producing source registers Fj, Fk
 - Rj, Rk:** Flags indicating when Fj, Fk are ready
- Register result status:**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

JDK.F98
Slide 41

Scoreboard Example

Instruction status:

Instruction	j	k	Read			Exec			Write		
			Issue	Oper	Comp	Result	Result	Result	Result	Result	
LD	F6	34+	R2								
LD	F2	45+	R3								
MULTD	F0	F2	F4								
SUBD	F8	F6	F2								
DIVD	F10	F0	F6								
ADD	F6	F8	F2								

Functional unit status:

Time Name	Busy	Op	dest			S1			S2			FU			Fj?			Fk?				
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	Qj	Qk	Rj	Rk	Qj	Qk	Rj	Rk	Qj	Qk	Rj	Rk	
Integer	No																					
Mult1	No																					
Mult2	No																					
Add	No																					
Divide	No																					

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
FU									

JDK.F98
Slide 42

Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D)	$Busy(FU) \leftarrow \text{yes}; Op(FU) \leftarrow \text{op};$ $Fi(FU) \leftarrow 'd'; Fj(FU) \leftarrow 'S1';$ $Fk(FU) \leftarrow 'S2'; Qj \leftarrow \text{Result}('S1');$ $Qk \leftarrow \text{Result}('S2'); Rj \leftarrow \text{not } Qj;$ $Rk \leftarrow \text{not } Qk; \text{Result}('d') \leftarrow FU;$
Read operands	Rj and Rk	Rj ← No; Rk ← No
Execution complete	Functional unit done	
Write result	$\forall f((Fj(f) \neq Fi(FU) \text{ or } Rj(f) = \text{No}) \& (Fk(f) \neq Fi(FU) \text{ or } Rk(f) = \text{No}))$	$\forall f(\text{if } Qj(f) = FU \text{ then } Rj(f) \leftarrow \text{Yes};$ $\forall f(\text{if } Qk(f) = FU \text{ then } Rj(f) \leftarrow \text{Yes};$ $\text{Result}(Fi(FU)) \leftarrow 0; Busy(FU) \leftarrow \text{No}$

JDK.F98
Slide 43

Scoreboard Example: Cycle 1

Instruction status:

Instruction	j	k	Read			Exec			Write		
			Issue	Oper	Comp	Result	Result	Result	Result	Result	
LD	F6	34+	R2	1							
LD	F2	45+	R3								
MULTD	F0	F2	F4								
SUBD	F8	F6	F2								
DIVD	F10	F0	F6								
ADD	F6	F8	F2								

Functional unit status:

Time Name	Busy	Op	dest			S1			S2			FU			Fj?			Fk?				
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	Qj	Qk	Rj	Rk	Qj	Qk	Rj	Rk	Qj	Qk	Rj	Rk	
Integer	Yes	Load	F6			R2															Yes	
Mult1	No																					
Mult2	No																					
Add	No																					
Divide	No																					

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
1				Integer					

JDK.F98
Slide 44

Scoreboard Example: Cycle 2

Instruction status:

Instruction	j	k	Issue	Read Oper	Exec Comp	Write Result
LD	F6	34+ R2	1	2		
LD	F2	45+ R3				
MULTD	F0	F2 F4				
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

Functional unit status:

Time Name	Busy	Op	dest Fi	S1 Fj	S2 Fk	FU Qj	FU Qk	Fj? Rj	Fk? Rk
Integer	Yes	Load	F6		R2				Yes
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2	FU Integer								

- Issue 2nd LD?

JDK.F98
Slide 45

Scoreboard Example: Cycle 3

Instruction status:

Instruction	j	k	Issue	Read Oper	Exec Comp	Write Result
LD	F6	34+ R2	1	2	3	
LD	F2	45+ R3				
MULTD	F0	F2 F4				
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

Functional unit status:

Time Name	Busy	Op	dest Fi	S1 Fj	S2 Fk	FU Qj	FU Qk	Fj? Rj	Fk? Rk
Integer	Yes	Load	F6		R2				No
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3	FU Integer								

- Issue MULT?

JDK.F98
Slide 46

Scoreboard Example: Cycle 4

Instruction status:

Instruction	j	k	Issue	Read Oper	Exec Comp	Write Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3				
MULTD	F0	F2 F4				
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

Functional unit status:

Time Name	Busy	Op	dest Fi	S1 Fj	S2 Fk	FU Qj	FU Qk	Fj? Rj	Fk? Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU Integer								

JDK.F98
Slide 47

Scoreboard Example: Cycle 5

Instruction status:

Instruction	j	k	Issue	Read Oper	Exec Comp	Write Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5			
MULTD	F0	F2 F4				
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

Functional unit status:

Time Name	Busy	Op	dest Fi	S1 Fj	S2 Fk	FU Qj	FU Qk	Fj? Rj	Fk? Rk
Integer	Yes	Load	F2		R3				Yes
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU Integer								

JDK.F98
Slide 48

Scoreboard Example: Cycle 6

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6		
MULTD	F0	F2 F4	6			
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj						
Integer	Yes	Load	F2	R3						Yes
Mult1	Yes	Mult	F0	F2	F4	Integer			No	Yes
Mult2	No									
Add	No									
Divide	No									

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU	Mult1	Integer						

JDK.F98
Slide 49

Scoreboard Example: Cycle 7

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	
MULTD	F0	F2 F4	6			
SUBD	F8	F6 F2	7			
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj						
Integer	Yes	Load	F2	R3						No
Mult1	Yes	Mult	F0	F2	F4	Integer			No	Yes
Mult2	No									
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No	
Divide	No									

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU	Mult1	Integer		Add				

• Read multiply operands?

JDK.F98
Slide 50

Scoreboard Example: Cycle 8a (First half of clock cycle)

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	
MULTD	F0	F2 F4	6			
SUBD	F8	F6 F2	7			
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2				

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj						
Integer	Yes	Load	F2	R3						No
Mult1	Yes	Mult	F0	F2	F4	Integer			No	Yes
Mult2	No									
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No	
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU	Mult1	Integer		Add	Divide			

JDK.F98
Slide 51

Scoreboard Example: Cycle 8b (Second half of clock cycle)

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6			
SUBD	F8	F6 F2	7			
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2				

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj						
Integer	No									
Mult1	Yes	Mult	F0	F2	F4				Yes	Yes
Mult2	No									
Add	Yes	Sub	F8	F6	F2				Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU	Mult1		Add	Divide				

JDK.F98
Slide 52

Scoreboard Example: Cycle 9

Instruction status:

Instruction	j	k	Read		Exec		Write	
			Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9			
SUBD	F8	F6	F2	7	9			
DIVD	F10	F0	F6	8				
ADDD	F6	F8	F2					

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
10 Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
Mult2	No								
2 Add	Yes	Sub	F8	F6	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Note →
Remaining

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
9	FU	Mult1			Add	Divide			

• Read operands for MULT & SUB? Issue ADDD? JDK.F98 Slide 53

Scoreboard Example: Cycle 10

Instruction status:

Instruction	j	k	Read		Exec		Write	
			Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9			
SUBD	F8	F6	F2	7	9			
DIVD	F10	F0	F6	8				
ADDD	F6	F8	F2					

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
9 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
1 Add	Yes	Sub	F8	F6	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
10	FU	Mult1			Add	Divide			

JDK.F98 Slide 54

Scoreboard Example: Cycle 11

Instruction status:

Instruction	j	k	Read		Exec		Write	
			Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9			
SUBD	F8	F6	F2	7	9	11		
DIVD	F10	F0	F6	8				
ADDD	F6	F8	F2					

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
8 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
0 Add	Yes	Sub	F8	F6	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	Mult1			Add	Divide			

JDK.F98 Slide 55

Scoreboard Example: Cycle 12

Instruction status:

Instruction	j	k	Read		Exec		Write	
			Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9			
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8				
ADDD	F6	F8	F2					

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
7 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	No								
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU	Mult1				Divide			

• Read operands for DIVD? JDK.F98 Slide 56

Scoreboard Example: Cycle 13

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13			

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
6 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
13		Mult1			Add		Divide			

JDK.F98
Slide 57

Scoreboard Example: Cycle 14

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13	14		

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
5 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
2 Add	Yes	Add	F6	F8	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
14		Mult1			Add		Divide			

JDK.F98
Slide 58

Scoreboard Example: Cycle 15

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13	14		

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
4 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
1 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
15		Mult1			Add		Divide			

JDK.F98
Slide 59

Scoreboard Example: Cycle 16

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13	14	16	

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
3 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
0 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
16		Mult1			Add		Divide			

JDK.F98
Slide 60

Scoreboard Example: Cycle 17

Instruction status:

Instruction	j	k	Read			Write		
			Issue	Oper	Comp	Result	Result	Result
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9			
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8				
ADDD	F6	F8	F2	13	14	16		

WAR Hazard!

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
2 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
17		Mult1			Add		Divide			

• Why not write result of ADD???

JDK.F98
Slide 61

Scoreboard Example: Cycle 18

Instruction status:

Instruction	j	k	Read			Write		
			Issue	Oper	Comp	Result	Result	Result
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9			
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8				
ADDD	F6	F8	F2	13	14	16		

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
1 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
18		Mult1			Add		Divide			

JDK.F98
Slide 62

Scoreboard Example: Cycle 19

Instruction status:

Instruction	j	k	Read			Write		
			Issue	Oper	Comp	Result	Result	Result
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9	19		
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8				
ADDD	F6	F8	F2	13	14	16		

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
0 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
19		Mult1			Add		Divide			

JDK.F98
Slide 63

Scoreboard Example: Cycle 20

Instruction status:

Instruction	j	k	Read			Write		
			Issue	Oper	Comp	Result	Result	Result
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9	19	20	
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8				
ADDD	F6	F8	F2	13	14	16		

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6			Yes	Yes

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
20					Add		Divide			

JDK.F98
Slide 64

Scoreboard Example: Cycle 21

Instruction status:

Instruction	j	k	Read			Write		
			Issue	Oper	Comp	Result	Result	Result
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9	19	20	
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8	21			
ADDD	F6	F8	F2	13	14	16		

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6			Yes	Yes

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
21					Add		Divide			

• WAR Hazard is now gone...

JDK.F98
Slide 65

Scoreboard Example: Cycle 22

Instruction status:

Instruction	j	k	Read			Write		
			Issue	Oper	Comp	Result	Result	Result
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9	19	20	
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8	21			
ADDD	F6	F8	F2	13	14	16	22	

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
39 Divide	Yes	Div	F10	F0	F6			No	No

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
22							Divide			

JDK.F98
Slide 66

Scoreboard Example: Cycle 61

Instruction status:

Instruction	j	k	Read			Write		
			Issue	Oper	Comp	Result	Result	Result
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9	19	20	
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8	21	61		
ADDD	F6	F8	F2	13	14	16	22	

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
0 Divide	Yes	Div	F10	F0	F6			No	No

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
61							Divide			

JDK.F98
Slide 67

Scoreboard Example: Cycle 62

Instruction status:

Instruction	j	k	Read			Write		
			Issue	Oper	Comp	Result	Result	Result
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9	19	20	
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8	21	61	62	
ADDD	F6	F8	F2	13	14	16	22	

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
62										

JDK.F98
Slide 68

Review: Scoreboard Example: Cycle 62

Instruction status:

Instruction	j	k	Issue	Oper	Comp	Write	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
62	FU								

- In-order issue; out-of-order execute & commit JDK.F98 Slide 69

CDC 6600 Scoreboard

- Speedup 1.7 from compiler; 2.5 by hand BUT slow memory (no cache) limits benefit
- Limitations of 6600 scoreboard:
 - No forwarding hardware
 - Limited to instructions in basic block (small *window*)
 - Small number of functional units (structural hazards), especially integer/load store units
 - Do not issue on structural hazards
 - Wait for WAR hazards
 - Prevent WAW hazards

JDK.F98
Slide 70

Summary

- Instruction Level Parallelism (ILP) found either by compiler or hardware.
- Loop level parallelism is easiest to see
- SW dependencies/compiler sophistication determine if compiler can unroll loops
 - Memory dependencies hardest to determine => Memory disambiguation
 - Very sophisticated transformations available
- HW exploiting ILP
 - Works when can't know dependence at compile time.
 - Code for one machine runs well on another
- Key idea of Scoreboard: Allow instructions behind stall to proceed (Decode => Issue instr & read operands)
 - Enables out-of-order execution => out-of-order completion
 - ID stage checked both for structural & data dependencies
 - Original version didn't handle forwarding.
 - No automatic register renaming

JDK.F98
Slide 71