## **CS61C - Machine Structures**

#### Lecture 14 - Operating System Support and Prioritized Interrupts

October (Friday the) 13(th), 2000 **David Patterson** http://www-inst.eecs.berkeley.edu/~cs61c/

#### Review

- ° I/O gives computers their 5 senses
- °I/O speed range is million to one
- <sup>o</sup> Processor speed means must synchronize with I/O devices before use
- <sup>o</sup> Polling works, but expensive · processor repeatedly queries devices
- <sup>o</sup> Interrupts works, more complex devices causes an exception, causing OS to run and deal with the device

°I/O control leads to Operating Systems

## Outline

- ° Instruction Set Support for OS
- <sup>o</sup>Handling a Single Interrupt
- <sup>o</sup> Prioritized Interrupts
- <sup>o</sup> Re-entrant Interrupt Routine

## Polling vs. Interrupt Analogy

- <sup>°</sup> Imagine yourself on a long road trip with your 10-year-old younger brother... (You: I/O device, brother: CPU)
- °Polling:
  - . "Are we there yet? Are we there yet? Are we there yet? ....
  - · CPU not doing anything useful
- °Interrupt:
  - Stuff him a color gameboy, "interrupt" him when arrive at destination

CPU does useful work while I/O busy

#### **OS: I/O Requirements**

<sup>o</sup> The OS must be able to prevent:

- The user program from communicating with the I/O device directly
- <sup>o</sup> If user programs could perform I/O directly:
  - No protection to the shared I/O resources
- °3 types of communication are required:
  - The OS must be able to give commands to the I/O devices
  - The I/O device notify OS when the I/O device has completed an operation or an error

Data transfers between memory and I/O device

## **Review of Coprocessor 0 Registers**

°Coprocessor 0 Registers:				
name n	umber	r usage		
BadVAddr	\$8	Addr of bad instr		
Status	\$12	Interrupt enable		
Cause	<u>\$</u> 13	Exception type		
EPC	\$14	Instruction address		

- <sup>o</sup> Different registers from integer registers, just as Floating Point has another set of registers independent from integer registers
  - · Floating Point called "Coprocessor 1", has own set of registers and data transfer instructions

#### Instruction Set Support for OS (1/2)

- <sup>o</sup> How to turn off interrupts during interrupt routine?
- <sup>°</sup> Bit in Status Register determines whether or not interrupts enabled: <u>Interrupt Enable bit (IE)</u> (0 ⇒ off, 1 ⇒ on)

(described later)

Status Register



#### Kernel/User Mode

<sup>o</sup>Generally restrict device access to OS

## °HOW?

°Add a "mode bit" to the machine: K/U

- °Only allow SW in "kernel mode" to access device registers
- ° If user programs could access device directly?
  - could destroy each others data, ...
  - might break the devices, ...

## **Crossing the System Boundary**



#### Syscall

<sup>o</sup> How does user invoke the OS?

- •syscall instruction: invoke the kernel (Go to 0x80000080, change to kernel mode)
- By software convention, \$v0 has system service requested: OS performs request

**SPIM OS Services via Syscall** 

Service C (put	ode in \$∿	Args	Result
print_int print_float print_double print_string read_int read_float read_double read_string sbrk exit	1 2 3 4 5 6 7 8 9 10	\$a0 = integer \$f12 = float \$f12 = double \$a0 = string \$a0 = buffer, \$a1 = length \$a0 = amount	integer (in \$v0) float (in \$±0) double (in \$±0) address(in \$v0)

## $^\circ\text{Note:}$ most OS services deal with I/O

12

CS61C L14 Interrupts © UC Regents

11

#### Example: User invokes OS (SPIM)

#### ° Print "the answer = 42"

° First print "the answer =":

.data str: .asciiz "the answer = " .text

li \$v0,4 # 4=code for print\_str
la \$a0,str # address of string
syscall # print the string

## °Now print 42

li \$v0,1 li \$a0,42	<pre># 1=code for print_int # integer to print</pre>
syscall	# print int

S61C L14 Interrupts © UC Regents

#### **Administrivia**

- <sup>o</sup> Midterm will be Wed Oct 25 5-8 P.M.
  - 1 Pimintel
  - Midterm conflicts? Talk to TA about taking early midterm ("beta tester")
  - 2 sides of paper with handwritten notes; no calculators
  - Sample midterm will be online soon (Monday?)
  - Old midterms will be online soon

<sup>o</sup> Rest of homework assignments are online: 6, 7, 8

14

16

18

## Handling a Single Interrupt (1/3)

### <sup>o</sup> An interrupt has occurred, then what?

- Automatically, the hardware copies PC into EPC (\$14 on cop0) and puts correct code into Cause Reg (\$13 on cop0)
- Automatically, PC is set to 0x80000080, process enters kernel mode, and interrupt handler code begins execution
- Interrupt Handler code: Checks Cause Register (bits 5 to 2 of \$13 in cop0) and jumps to portion of interrupt handler which handles the current exception

15

13

## Handling a Single Interrupt (2/3)

#### <sup>o</sup> Sample Interrupt Handler Code

- .text 0x80000080 mfc0 \$k0,\$13 # \$13 is Cause Reg sll \$k0,\$k0,26 # isolate
- srl \$k0,\$k0,28 # Cause bits

## °Notes:

- Don't need to save \$k0 or \$k1
  - MIPS software convention to provide temp registers for operating system routines
  - Application software cannot use them

• Can only work on CPU, not on cop0

#### Handling a Single Interrupt (3/3)

- When the interrupt is handled, copy the value from EPC to the PC.
- Call instruction **rfe** (return from exception), which will return process to user mode and reset state to the way it was before the interrupt

<sup>o</sup>What about multiple interrupts?

## **Multiple Interrupts**

° Problem: What if we're handling an Overflow interrupt and an I/O interrupt (printer ready, for example) comes in?

#### ° Options:

- drop any conflicting interrupts: unrealistic, they may be important
- simultaneously handle multiple interrupts: unrealistic, may not be able to synchronize them (such as with multiple I/O interrupts)
- queue them for later handling: sounds good

CS61C L14 Interrupts © UC Regents

17

#### **Prioritized Interrupts (1/3)**

- <sup>°</sup> Question: Suppose we're dealing with a computer running a nuclear facility. What if we're handling an Overflow interrupt and a Nuclear Meltdown Imminent interrupt comes in?
- <sup>o</sup> Answer: We need to categorize and prioritize interrupts so we can handle them in order of urgency: emergency vs. luxury.

#### **Prioritized Interrupts (2/3)**

°OS convention to simplify software:

- Process cannot be preempted by interrupt <u>at same</u> or lower <u>"level"</u>
- Return to interrupted code as soon as no more interrupts at a higher level
- When an interrupt is handled, take the highest priority interrupt on the queue
  - may be partially handled, may not, so we may need to save state of interrupts(!)

#### **Prioritized Interrupts (3/3)**

- °To implement, we need an Exception Stack:
  - portion of address space allocated for stack of "Exception Frames"
  - each frame represents one interrupt: contains priority level as well as enough info to restart handling it if necessary

# Modified Interrupt Handler (1/3)

- <sup>o</sup> Problem: When an interrupt comes in, EPC and Cause get overwritten immediately by hardware. Lost EPC means loss of user program.
- ° Solution: Modify interrupt handler. When first interrupt comes in:
  - disable interrupts (in Status Register)
  - save EPC, Cause, Status and Priority Level on Exception Stack
  - re-enable interrupts
  - · continue handling current interrupt

21

23

19

## **Modified Interrupt Handler (2/3)**

# <sup>o</sup> When next (or any later) interrupt comes in:

- · interrupt the first one
- disable interrupts (in Status Register)
- save EPC, Cause, Status and Priority Level (and maybe more) on Exception Stack
- determine whether new one preempts old one
  - if no, re-enable interrupts and continue with old one
  - if yes, may have to save state for the old one, then re-enable interrupts, then handle new one

## Modified Interrupt Handler (3/3)

- ° Notes:
  - · Disabling interrupts is dangerous
  - So we disable them for as short a time as possible: long enough to save vital info onto Exception Stack
- ° This new scheme allows us to handle many interrupts effectively.

CS61C L14 Interrupts © UC Regent

22

## Interrupt Levels in MIPS?



- <sup>o</sup> It depends what the MIPS chip is inside of: differ by app Casio PalmPC, Sony Playstation, HP LaserJet printer
- ° MIPS architecture enables priorities for different I/O events

#### CS61C L14 Interrupts © UC Regents

### Interrupt Levels in MIPS Architecture

- <sup>o</sup> Conventionally, from highest level to lowest level exception/interrupt levels:
  - Bus error
  - Illegal Instruction/Address trap
  - High priority I/O Interrupt (fast response)
  - · Low priority I/O Interrupt (slow response)
  - (later in course, will talk about other events with other levels)

## Improving Data Transfer Performance

°Thus far: OS give commands to I/O, I/O device notify OS when the I/O device completed operation or an error

<sup>o</sup>What about data transfer to I/O device?

 Processor busy doing loads/stores between memory and I/O Data Register

<sup>o</sup> Ideal: specify the block of memory to be transferred, be notified on completion?

 <u>Direct Memory Access</u> (<u>DMA</u>) : a simple computer transfers a block of data to/from memory and I/O, interrupting upon done

## Example: code in DMA controller

#### °DMA code from Disk Device to Memory .data Count: .word 4096 Start: .space 4096 .text Initial: lw \$\$0, Count # No. chars

	la \$s1, Start # @next char
Wait:	lw \$s2, DiskControl
	andi \$s2,\$s2,1 # select Ready
	beq \$s2,\$0,Wait # spinwait
	lb \$t0, DiskData # get byte
	sb \$t0, 0(\$s1) # transfer
	addiu \$s0,\$s0,-1 # Count
	addiu \$s1,\$s1,1  # Start++
	bne \$s0,\$0,Wait # next char

<sup>o</sup> DMA "computer" in parallel with CPU

#### **Details not covered**

°MIPS has a field to record all pending interrupts so that none are lost while interrupts are off; in Cause register

- <sup>°</sup>The Interrupt Priority Level that the CPU is running at is set in memory
- MIPS has a field in that can mask interrupts of different priorities to implement priority levels; in Status register
- °MIPS has limited nesting of saving KU,IE bits to recall in case higher priority interrupts; in Status Register

the interrupt enable or mask bit is off: what should you do? (cannot ignore) <sup>o</sup> Cause register has field--<u>Pending</u> <u>Interrupts (PI)</u>-- 5 bits wide (bits15:11) for each of the 5 HW interrupt levels • Bit becomes 1 when an interrupt at its level has occurred but not yet serviced

Interrupts while serving interrupts? <sup>o</sup> Suppose there was an interrupt while

 Interrupt routine checks pending interrupts ANDed with interrupt mask to decide what to service

PI ExcCode

CS61C L14 Interrupts © UC Regents

Cause Register

