CS61C - Machine Structures

Lecture 17 - Caches, Part I

October 25, 2000 David Patterson http://www-inst.eecs.berkeley.edu/~cs61c/

CS61C L17 Cache1 © UC Regents

Things to Remember

^o Magnetic Disks continue rapid advance: 60%/yr capacity, 40%/yr bandwidth, slow on seek, rotation improvements, MB/\$ improving 100%/yr?

- Designs to fit high volume form factor
- Quoted seek times too conservative, data rates too optimistic for use in system

°RAID

1

- Higher performance with more disk arms per \$
- Adds availability option for small number of extra disks

Outline

[°]Memory Hierarchy

- [°] Direct-Mapped Cache
- ° Types of Cache Misses
- °A (long) detailed example
- ° Peer to peer education example
- [°]Block Size (if time permits)

Memory Hierarchy (1/4)

° Processor

- executes programs
- runs on order of nanoseconds to picoseconds
- needs to access code and data for programs: where are these?

° Disk

- •HUGE capacity (virtually limitless)
- VERY slow: runs on order of milliseconds
- so how do we account for this gap?

CS61C L17 Cache1 © UC

Memory Hierarchy (2/4)

° Memory (DRAM)

- smaller than disk (not limitless capacity)
- contains subset of data on disk: basically portions of programs that are currently being run
- much faster than disk: memory accesses don't slow down processor guite as much
- Problem: memory is still too slow (hundreds of nanoseconds)
- Solution: add more layers (caches)

Memory Hierarchy (3/4) Processor Increasing Higher Distance from Proc., Levels in Level 1 Decreasing memory Level 2 cost / MB hierarchy Level 3 Level n Size of memory at each level

CS61C L17 Cache1 © UC Regents

CS61C L17 Cache1 © UC Regents

Memory Hierarchy (4/4)

- ° If level is closer to Processor, it must be:
 - smaller
 - faster
 - subset of all higher levels (contains most recently used data)
 - contain at least all the data in all lower levels
- [°]Lowest Level (usually disk) contains all available data

Memory Hierarchy



[°]Purpose:

 Faster access to large memory from processor

Memory Hierarchy Analogy: Library (1/2)-

° You're writing a term paper (Processor) at a table in Doe

^oDoe Library is equivalent to disk

- essentially limitless capacity
- very slow to retrieve a book

°Table is memory

- smaller capacity: means you must return book when table fills up
- easier and faster to find a book there once you've already retrieved it

CS61C L17 Cache1 © UC Regents

Memory Hierarchy Basis

- ^oDisk contains everything.
- ^o When Processor needs something, bring it into to all lower levels of memory.
- ° Cache contains copies of data in memory that are being used.
- ^o Memory contains copies of data on disk that are being used.
- [°]Entire idea is based on <u>Temporal</u> <u>Locality</u>: if we use it now, we'll want to use it again soon (a Big Idea)

11

Memory Hierarchy Analogy: Library (2/2)

- ° Open books on table are cache
 - smaller capacity: can have very few open books fit on table; again, when table fills up, you must close a book
 - much, much faster to retrieve data
- ^o Illusion created: whole library open on the tabletop
 - Keep as many recently used books open on table as possible since likely to use again
 - Also keep as many books on table as possible, since faster than going to library

Cache Design

- ° How do we organize cache?
- ^o Where does each memory address map to? (Remember that cache is subset of memory, so multiple memory addresses map to the same cache location.)
- °How do we know which elements are in cache?

12

[°]How do we quickly locate them?

Direct-Mapped Cache (1/2)

- ° In a direct-mapped cache, each memory address is associated with one possible block within the cache
 - Therefore, we only need to look in a single location in the cache for the data if it exists in the cache

13

15

17

·Block is the unit of transfer between cache and memory



Issues with Direct-Mapped

- °Since multiple memory addresses map to same cache index, how do we tell which one is in there?
- "What if we have a block size > 1 byte?
- °Result: divide memory address into three fields

tttttttttttttttt	iiiiiiii	i 0000
tag to check if have correct blo	index to select ck block	byte offset within block
CS61C L 17 Cashal & UC Damata		

Direct-Mapped Cache Terminology

- °All fields are read as unsigned integers.
- Index: specifies the cache index (which "row" of the cache we should look in)
- Offset: once we've found correct block, specifies which byte within the block we want
- ° Tag: the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to the same location

Direct-Mapped Cache Example (1/3)

- ° Suppose we have a 16KB direct-mapped cache with 4 word blocks.
- ° Determine the size of the tag, index and offset fields if we're using a 32-bit architecture.

° Offset

need to specify correct byte within a block

4 words
16 bytes
2 ⁴ bytes

need 4 bits to specify correct byte

block contains

Direct-Mapped Cache Example (2/3)

° Index

- need to specify correct row in cache
- cache contains 16 KB = 2¹⁴ bytes
- block contains 2⁴ bytes (4 words)
- •# rows/cache = # blocks/cache (since
 - there's one block/row) bytes/cache =
 - bytes/row
 - 214 bytes/cache _
 - 24 bytes/row 2¹⁰ rows/cache =

need <u>10 bits</u> to specify this many rows

Direct-Mapped Cache Example (3/3)

°Tag

 used remaining bits as tag •tag length = mem addr length - offset - index = 32 - 4 - 10 bits

= 18 bits

 so tag is leftmost <u>18 bits</u> of memory address

Administrivia

° Midterms returned in lab °See T.A.s in office hours if have questions °Reading: 7.1 to 7.3

^o Homework 7 due Monday

Computers in the News: Sony Playstation 2

10/26 "Scuffles Greet PlayStation 2's Launch"

 "If you're a gamer, you have to have one," one who pre-ordered the \$299 console in February

• Japan: 1 Million on 1st day



Sony Playstation 2 Details

^o Emotion Engine: 66 million polygons per second

19

- MIPS core + vector coprocessor + graphics/DRAM (128 bit data)
- I/O processor runs old games
- I/O: TV (NTSC) DVD, Firewire (400 Mbit/s), PCMCIA card, USB, Modem, ...



20

24

• "Trojan Horse to pump a menu of digital entertainment into homes"? PCs temperamental, and "no one ever has to reboot a game console." 22

Accessing data in a direct mapped cache °Example: 16KB, direct-mapped, 4 word blocks Memory Address (hex) Value of Word 0000010 °Read 4 addresses 00000018 •0x0000014, 0000001C 0x0000001C, 0x0000034, 0000030 0x00008014 00000038 [°]Memory values on 000003C right: 00008010 only cache/memory 0000801 00008018 level of hierarchy 0000801C ••• ... 23

Accessing data in a direct mapped cache

- °4 Addresses:
 - •0x00000014, 0x0000001C, 0x00000034, 0x00008014
- °4 Addresses divided (for convenience) into Tag, Index, Byte Offset fields

Tag	Index	Offset
000000000000000000000000000000000000000	000000001	0100
000000000000000000000000000000000000000	000000011	0100
000000000000000000000000000000000000000	000000001	1100
000000000000000000	000000001	0100

Accessing data in a direct mapped cache

- °So lets go through accessing some data in this cache
- 16KB, direct-mapped, 4 word blocks
- ° Will see 3 types of events:
- [°]cache miss: nothing in cache in appropriate block, so fetch from memory
- °cache hit: cache block is valid and contains proper address, so read desired word
- [°] cache miss, block replacement: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory

25



F	Read-0x00000014 = 000 0001 0100						
° 00000000000000000 000000001 0100 Tag field Index field Offset							
v		Tag	<u>0x0-3</u>	0x4-7	0x8-b	0xc-f	
Inglex	K T						
2	0						
3	0						
4	ŏ						
5	0						
57	0						
'	0						
•••	ř.						
1022	⊢						
1023	<u>-</u>						
	Ō						
CRATE			C D			27	





No valid data Tag field Index field Offset Valid 0x0-3 0x8-b 0xc-f 0x4 - 7õ 1 2 0 0 345 0 6 7 0 ••• 10220 10230



So load that data into cache, setting tag, valid ° 000000000000000 000000000 0100 Tag field Index field Offset Valid 0x0 - 30x8-b 0xc-f Index Tag 0x4 - 7Õ 12345 6 7 ſ

... 10220 10230

0





Data valid, tag OK, so read offset return word d



Read 0x00000034 = 0...00 0..011 0100 ° 000000000000000 000000011 0100

Valid	, т	ag field	Inde	ex field C	Offset
	Tag	0x0-3	0x4-7	0x8-b	0xc-f
0 0 1 1 2 0	0	â	b	c	d
3 0					
5 6 7					
10220- 10230-					
					24







Read 0x00008014 = 0...10 0..001 0100



So read Cache Block 1, Data is Valid

• 000000000000000000000000000000000000						
Index	шų П	Fag	0x0-3	0 <u>x</u> 4-7	0x8-b	0xc-f
1	0 1	0	â	b	c	d
3	1	0	e	f	ġ	h
5	0					
7	0					
	-					
1022 1023	0 0					
						30

Cache Block 1 Tag does not match (0 != 2)

° 000000000000000000000000000000000000							
	Tag/	0x0-3	0x4-7	0x8-b	0xc-f		
0 0- <u>1</u> 1-	<u>0</u> *	a	b	c	d		
2 0 1 3 1	0	e	f	g	h		
ĕ ∰							
					1		
10230							
CS61C L17 C	ache1 © UC	Regents			40		

And return word j Tag field Valid 0x0-3 0x8-b 0xc-f 0 1 2 3 4 5 6 7 1 0 1 0 е g h ¢ 0 ••• 1022 10230

° 000000000000000000000000000000000000						
Inde	хT	Tag	0x0-3	0x4-7	0x8-b	0xc-f
0	0					
1	1	2	i		k	
2	0			-		
3	1	0	е	t	g	h
4	0					
5	0					
5	0					
/	0					

10220 10230

CS61C L17 Cache1 © UC Regents

Miss, so replace block 1 with new data & tag

41

Louis Lis cacher 0 U

42

Do an example yourself. What happens?

nue	Χ	1 42		-		
Ō	0	0				
1	1	2	i	i	k	
2	0	-	-	,		-
3	1	0	е	f	a	h
4	0				•	
5	0					
ñ	0					
ž	0					

Block Size Tradeoff (1/3)

^oBenefits of Larger Block Size

- <u>Spatial Locality</u>: if we access a given word, we're likely to access other nearby words soon (Another Big Idea)
- Very applicable with Stored-Program Concept: if we execute a given instruction, it's likely that we'll execute the next few as well

45

47

 Works nicely in sequential array accesses too

Block Size Tradeoff (2/3)

° Drawbacks of Larger Block Size

- Larger block size means larger miss penalty
 - on a miss, takes longer time to load a new block from next level
- If block size is too big relative to cache size, then there are too few blocks
 - Result: miss rate goes up

^o In general, minimize Average Access Time

= Hit Time x Hit Rate + Miss Penalty x Miss Rate

CS61C L17 Cache1 © UC Regents

Block Size Tradeoff (3/3)

- <u>Hit Time</u> = time to find and retrieve data from current level cache
- ^o <u>Miss Penalty</u> = average time to retrieve data on a current level miss (includes the possibility of misses on successive levels)
- •<u>Hit Rate</u> = % of requests that are found in current level cache
- [°]<u>Miss Rate</u> = 1 Hit Rate

S61C L17 Cache1 © UC Regent

Things to Remember

- °We would like to have the capacity of disk at the speed of the processor: unfortunately this is not feasible.
- ° So we create a memory hierarchy:
 - each successively lower level contains "most used" data from next higher level
 - •exploits temporal locality and spatial locality
 - do the common case fast, worry less about the exceptions (design principle of MIPS)

°Locality of reference is a Big Idea

CS61C L17 Cache1 © UC Regents