CS61C - Machine Structures

Lecture 19 - Virtual Memory

November 3, 2000

David Patterson

http://www-inst.eecs.berkeley.edu/~cs61c/

CS61C L19 VM © UC Regents

Review (1/2)

- ° Caches are NOT mandatory:
 - Processor performs arithmetic
 - Memory stores data
 - Caches simply make things go faster
- ° Each level of memory hierarchy is just a subset of next higher level
- ° Caches speed up due to temporal locality: store data used recently
- ^o Block size > 1 word speeds up due to spatial locality: store words adjacent to the ones used recently

Review (2/2)

°Cache design choices:

- size of cache: speed v. capacity
- direct-mapped v. associative
- for N-way set assoc: choice of N
- block replacement policy
- 2nd level cache?
- Write through v. write back?
- ° Use performance model to pick between choices, depending on programs, technology, budget, ...


Virtual Memory

CS61C L19 VM © UC Regents

- ° If Principle of Locality allows caches to offer (usually) speed of cache memory with size of DRAM memory, then recursively why not use at next level to give speed of DRAM memory, size of Disk memory?
- ° Called "Virtual Memory"
 - Also allows OS to share memory, protect programs from each other
 - Today, more important for <u>protection</u> vs. just another level of memory hierarchy
 - · Historically, it predates caches

CS61C L19 VM © UC Regents

Another View of the Memory Hierarchy





Virtual to Physical Addr. Translation

Program operates in its virtual address space	virtual address (inst. fetch	ping physical address (inst. fetch	Physical memory (incl. caches)
	load, store)	load, store)	


- ^o Each program operates in its own virtual address space; ~only program running
- ° Each is protected from the other
- ° OS can decide where each goes in memory
- °Hardware (HW) provides virtual -> physical mapping

CS61C L19 VM © UC Regents





Paging Organization (assume 1 KB pages)
Physical Address Page is unit of mapping Virtual Address 0 page 0 1K 1024 page 1 1K Addr 7168 page 7 1K
Physical Memory Page also unit of transfer from disk to physical memory Memory
CS61C L19 VM © UC Regents 9



Page Table located in physical memory

11

Virtual Memory Mapping Function

- ° Cannot have simple function to predict arbitrary mapping
- °Use table lookup of mappings

Page	Number	Offset
1 440	NUMBER	011361

- °Use table lookup ("<u>Page Table</u>") for mappings: Page number is index
- ° Virtual Memory Mapping Function
 - Physical Offset = Virtual Offset
 - Physical Page Number
 - = PageTable[Virtual Page Number]

CSGIC LIGY (P.P.N. also called "Page Frame")


Page Table


- A page table is an operating system structure which contains the mapping of virtual addresses to physical locations
 - There are several different ways, all up to the operating system, to keep this data around
- ° Each process running in the operating system has its own page table
 - "<u>State</u>" of process is PC, all registers, plus page table
- OS changes page tables by changing contents of Page Table Base Register
 CSEC LIP VM © UC Regents

12

Page Table Entry (PTE) Format

° Contains either Physical Page Number or indication not in Main Memory





°If valid, also check if have permission to use page: <u>Access Rights</u> (A.R.) may be Read Only, Read/Write, Executable

Analogy

- [°] Book title like virtual address
- ° Library of Congress call number like physical address
- ° Card catalogue like page table, mapping from book title to call number
- ° On card for book, in local library vs. in another branch like valid bit indicating in main memory vs. on disk
- ° On card, available for 2-hour in library use (vs. 2-week checkout) like access rights


14

SIC L19 VM © UC Regents

Address Map, Mathematically Speaking

 $V = \{0, 1, \dots, n - 1\} \quad \text{virtual address space } (n > m) \\ M = \{0, 1, \dots, m - 1\} \quad \text{physical address space} \\ MAP: V \dashrightarrow M \quad U \quad \{\theta\} \quad \text{address mapping function}$

MAP(a) = a' if data at virtual address <u>a</u> is present in physical address <u>a'</u> and <u>a'</u> in M = θ if data at virtual address a is not present in M



Comparing the 2 levels of hierarchy

°Cache Version	Virtual Memory vers.
° Block or Line	<u>Page</u>
°Miss	<u>Page Fault</u>
° Block Size: 32-64B	Page Size: 4K-8KB
° Placement: Direct Mapped, N-way Set Associat	Fully Associative ive
°Replacement: LRU or Random	Least Recently Used (LRU)
° Write Thru or Back CSGIC L19 VM © UC Regents	Write Back

Administrivia

° Project 5 due Saturday midnight

•TA help Friday, not Saturday

°Homework 8 (next week)

• Want to fill in page tables to learn material, so easiest way is to turn in paper; no electronic submission

° Grading scale (same as Spring 99, Fall 99)

17

95% A+, 90% A, 85% A-, 80% B+, 75% B,

70% B-, 65% C+, 60% C, 55% C-, 45% D

CS61C L19 VM © UC Regents

Administrivia

°Median: 37;	
°50% 42 to 31	
°Avg: 35.4, Std. Dev. 8.3	18 0 35 70 105 140 175 210 245 280 315 350
1. Pliable Data 2. Parts of a Co 3. Starting a Pr 4. Networks 5. Pointers (p's 6. Floating Poir 7. MIPS (self m	ogram 86% 100% 36% 51% and q's) <u>3%</u> <u>20%</u> at 56% 77%

Notes on Page Table

- °Solves Fragmentation problem: all chunks same size, so all holes can be used
- °OS must reserve "<u>Swap Space</u>" on disk for each process
- °To grow a process, ask Operating System
 - If unused pages, OS uses them first
 - If not, OS swaps some old pages to disk
 - (Least Recently Used to pick pages to swap)
- °Each process has own Page Table

° Will add details, but Page Table is essence of Virtual Memory

Virtual Memory Problem #1


° Not enough physical memory!

- •Only, say, 64 MB of physical memory
- •N processes, each 4GB of virtual memory!
- Could have 1K virtual pages/physical page!

° Spatial Locality to the rescue

- Each page is 4 KB, lots of nearby references
- No matter how big program is, at any time only accessing a few pages
- "Working Set": recently used pages

Virtual Address and a Cache



Cache typically operates on physical addresses

• Page Table access is another memory access for each program memory access! •Need to fix this!

CS61C L19 VM © UC Regents

Typical TLB Format

Virtual Address	Physical Address	Dirty	Ref	Valid	Access Rights

TLB just a cache on the page table mappings

TLB access time comparable to cache (much less than main memory access time)
<u>Ref</u>: Used to help calculate LRU on replacement
<u>Dirty</u>: since use write back, need to know whether or not to write page to disk when replaced

Virtual Memory Problem #2

- ° Map every address \Rightarrow <u>1 extra memory</u> <u>access</u> for every memory access
- ° Observation: since locality in pages of data, must be locality in <u>virtual</u> <u>addresses</u> of those pages
- [°]Why not use a <u>cache of virtual to</u> <u>physical address translations</u> to make translation fast? (small is fast)
- ° For historical reasons, cache is called a <u>Translation Lookaside Buffer</u>, or <u>TLB</u>

S61C L19 VM © UC Regen

21

23

What if not in TLB?

- ° Option 1: Hardware checks page table and loads new Page Table Entry into TLB
- ° Option 2: Hardware traps to OS, up to OS to decide what to do
- ° MIPS follows Option 2: Hardware knows nothing about page table format

CS61C L19 VM © UC Regents

20

22

TLB Miss (simplified format)

°If the address is not in the TLB, MIPS traps to the operating system

• When in the operating system, we don't do translation (turn off virtual memory)

°The operating system knows which program caused the TLB fault, page fault, and knows what the virtual address desired was requested

• So we look the data up in the page table

25

27

29

V	ali	d	virtual physical	
	1		2	9
ļ				

CS61C L19 VM © UC Regents

If the data is in memory

° We simply add the entry to the TLB, evicting an old entry from the TLB

valid virtual physical

1	7	32
1	2	9

What if the data is on disk?

- ° We load the page off the disk into a free block of memory, using a DMA transfer
 - Meantime we switch to some other process waiting to be run
- [°] When the DMA is complete, we get an interrupt and update the process's page table
 - So when we switch back to the task, the desired data will be in memory

CS61C L19 VM © UC Regents

What if we don't have enough memory?

- °We chose some other page belonging to a program and transfer it onto the disk if it is dirty
 - If clean (other copy is up-to-date), just overwrite that data in memory
 - We chose the page to evict based on replacement policy (e.g., LRU)
- ^o And update that program's page table to reflect the fact that its memory moved somewhere else

S61C L19 VM © UC Regents


28

26

Translation Look-Aside Buffers

•TLBs usually small, typically 128 - 256 entries

• Like any other cache, the TLB can be fully associative, set associative, or direct mapped



CS61C L19 VM © UC Regents

Virtual Memory Problem #3


° Page Table too big!


- •4GB Virtual Memory ÷ 4 KB page
- \Rightarrow ~ 1 million Page Table Entries
- \Rightarrow 4 MB just for Page Table for 1 process,
- 25 processes \Rightarrow 100 MB for Page Tables!

 Variety of solutions to tradeoff memory size of mapping function for slower when miss TLB

- Make TLB large enough, highly associative so rarely miss on address translation
- CS 162 will go over more options and in greater depth

L19 VM © UC Regents





Space Savings for Multi-Level Page Table **Note: Actual MIPS Process Memory Allocation** Address ∞ (2³²-1) I/O Regs I/O device registers ° If only 10% of entries of Super Page Table have valid enties, then total OS code/data space mapping size is roughly 1/10-th of single level page table Except. **Exception Handlers** • Exercise 7.35 explores exact size Stack \$sp User code/data space Heap • OS restricts I/O Registers, Static **Exception Handlers to OS** \$gp -Code 0 33 34

35

Things to Remember 1/2

- °Apply Principle of Locality Recursively
- °Reduce Miss Penalty? add a (L2) cache
- ° Manage memory to disk? Treat as cache
 - Included protection as bonus, now critical
 - Use Page Table of mappings vs. tag/data in cache
- ° Virtual memory to Physical Memory Translation too slow?
 - Add a cache of Virtual to Physical Address Translations, called a <u>TLB</u>

CS61C L19 VM © UC Regents

Things to Remember 2/2

- ^o Virtual Memory allows protected sharing of memory between processes with less swapping to disk, less fragmentation than always swap or base/bound
- ° Spatial Locality means Working Set of Pages is all that must be in memory for process to run fairly well
- °TLB to reduce performance cost of VM
- ° Need more compact representation to reduce memory size cost of simple 1-level page table (especially 32- \Rightarrow 64-bit address)

° Next: Introduction to processors design CSBIC L19 VM © UC Regents