# **CS61C - Machine Structures**

## Lecture 25 - Review Cache/VM

December 2, 2000

David Patterson

# http://www-inst.eecs.berkeley.edu/~cs61c/



# Review (1/2)

- °Optimal Pipeline
  - Each stage is executing part of an instruction each clock cycle.
  - One instruction finishes during each clock cycle.
  - •On average, execute far more quickly.
- °What makes this work?
  - Similarities between instructions allow us to use same stages for all instructions (generally).
  - Each stage takes about the same amount of time as all others: little wasted time.

#### Review (2/2)

°Pipelining a Big Idea: widely used concept

- °What makes it less than perfect?
  - Structural hazards: suppose we had only one cache?

**Þ** Need more HW resources

• Control hazards: need to worry about branch instructions?

Delayed branch or branch predictionData hazards: an instruction depends on

a previous instruction?





° 1999 gap "Tax"; 37% area of Alpha 21164, 61% StrongArm SA110, 64% Pentium Pro

#### Why virtual memory? (1/2)

° Protection

• regions of the address space can be read only, execute only, . . .

° Flexibility

 portions of a program can be placed anywhere, without relocation

° Expandability

 can leave room in virtual address space for objects to grow

Storage management

 allocation/deallocation of variable sized blocks is costly and leads to (external) fragmentation; paging solves this

# Why virtual memory? (2/2)

° Generality

 ability to run programs larger than size of physical memory
 Storage efficiency

 retain only most important portions of the program in memory

° Concurrent I/O

• execute other processes while loading/dumping page

# Virtual Memory Review (1/4)

°User program view of memory:

- Contiguous
- Start from some set address
- Infinitely large
- · Is the only running program
- °Reality:
  - Non-contiguous
  - Start wherever available memory is
  - Finite size
  - Many programs running at a time

CS61C L25 Review Cache © UC Regents

#### Virtual Memory Review (2/4)

°Virtual memory provides:

- illusion of contiguous memory
- all programs starting at same set address
- illusion of infinite memory

protection

#### Virtual Memory Review (3/4)

#### ° Implementation:

- Divide memory into "chunks" (pages)
- Operating system controls pagetable that maps virtual addresses into physical addresses
- Think of memory as a cache for disk
- •TLB is a cache for the pagetable

CS61C L25 Review Cache © UC Regents

CS61C L25 Review Cache © UC Regents

-Why Translation Lookaside Buffer (TLB)?

- ° Paging is most popular implementation of virtual memory (vs. base/bounds)
- ° Every paged virtual memory access must be checked against Entry of Page Table in memory to provide protection
- °Cache of Page Table Entries makes address translation possible without memory access in common case to make fast

11

#### Virtual Memory Review (4/4)

# °Let's say we're fetching some data:

• Check TLB (input: VPN, output: PPN)

- hit: fetch translation
- miss: check pagetable (in memory)
  - pagetable hit: fetch translation
  - pagetable miss: page fault, fetch page from disk to memory, return translation to TLB
- Check cache (input: PPN, output: data)
  - hit: return value

CS61C L25 Review Cache © UC Regents

- miss: fetch value from memory



#### Three Advantages of Virtual Memory

#### 1) Translation:

- Program can be given consistent view of memory, even though physical memory is scrambled
- Makes multiple processes reasonable
- Only the most important part of program ("<u>Working Set</u>") must be in physical memory
- Contiguous structures (like stacks) use only as much physical memory as necessary yet still grow later

14

#### Three Advantages of Virtual Memory

#### 2) Protection:

- Different processes protected from each other • Different pages can be given special behavior
- (Read Only, Invisible to user programs, etc).
   Kernel data protected from User programs
- Very important for protection from malicious programs ⇒ Far more "viruses" under Microsoft Windows

#### 3) Sharing:

• Can map same physical page to multiple users ("Shared memory")

15

17

#### -4 Questions for Memory Hierarchy

- °Q1: Where can a block be placed in the upper level? (*Block placement*)
- °Q2: How is a block found if it is in the upper level? (Block identification)
- °Q3: Which block should be replaced on a miss? (Block replacement)
- °Q4: What happens on a write? (Write strategy)

# Administrivia: Rest of 61C •Rest of 61C slower pace

F 12/1 Review: Caches/TLB/VM; Section 7.5

M 12/4 Deadline to correct your grade record

- W 12/6 Review: Interrupts (A.7); Feedback lab F 12/8 61C Summary / Your Cal heritage / HKN Course Evaluation
- Sun12/10Final Review, 2PM (155 Dwinelle)Tues12/12Final (5PM 1 Pimintel)

°Final: Just bring pencils: leave home back packs, cell phones, calculators

°Will check that notes are handwritten

#### Call: Where block placed in upper level? • Block 12 placed in 8 block cache: • Fully associative, direct mapped, 2-way set Block 0 • S.A. Mapping = Block Number Mod Number Sets Block 0 • Direct mapped: block 12 can go anywhere block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct mapped: block 12 can go anywhere in set0 • Direct Mapped: • Direct mapped: block 12 can go anywhere in set0 • Direct Mapped: • Dire

# Q2: How is a block found in upper level?

	Easy to
Block Address Block Tag Index offset	°Set Ass
Set Select	• Rand • I RU
Data Select	Miss Ra
	Associa
<sup>°</sup> Direct indexing (using index and block	Size
offset), tag compares, or combination	16 KB
<sup>o</sup> Increasing associativity shrinks index, expands tag	64 KB
CS61C L25 Review Cache © UC Regents 19	256 KB CS61C L25 Review
-Q4: What happens on a write? * Write through The information is written	Addre
to both the block in the cache and to the block in the lower-level memory.	VPN
<sup>o</sup> Write back—The information is written only to the block in the cache. The modified cache block is written to main memory only when it is replaced.	
<ul><li>is block clean or dirty?</li></ul>	
° Pros and Cons of each?	
<ul> <li>WT: read misses cannot result in writes</li> </ul>	
•WB: no writes of repeated writes	
CS61C L25 Review Cache © UC Regents 21	CS61C L25 Review
Address Translation Exercise (1)	Addre
° Exercise:	° Exercis
<ul> <li>40-bit VA, 16 KB pages, 36-bit PA</li> </ul>	• 40-bit

°Number of bits in Virtual Page Number?

° a) 18; b) 20; c) 22; d) 24; e) 26; f) 28

<sup>°</sup>Number of bits in Page Offset? •a) 8; b) 10; c) 12; d) 14; e) 16; f) 18

°Number of bits in Physical Page Number? •a) 18; b) 20; c) 22; d) 24; e) 26; f) 28

CS61C L25 Review Cache © UC Regents

23

### Q3: Which block replaced on a miss?

°Easy for Direct Mapped

- sociative or Fully Associative:
- lom
- (Least Recently Used) -

tes

Associativity:2-way		4-way		8-way		
Size	LRU	Ran	LRU	Ran	LRU	Ran
16 KB	5.2%	5.7%	4.7%	5.3%	4.4%	5.0%
64 KB	1.9%	2.0%	1.5%	1.7%	1.4%	1.5%
256 KB CS61C L25 Revi	1.15% <sup>4</sup> ew Cache © UC R	1.17%	1.13%	1.13%	1.12%	1.12% 20



<del>. P. N.</del>

**Physical Address** 

Offset

22

25

PPN

Cache © UC Regents

<del>V. P. N.</del>

ess Translation Exercise (2) se: VA, 16 KB pages, 36-bit PA •2-way set-assoc TLB: 256 "slots", 2 per slot °Number of bits in TLB Index?

a) 18; b) 20; c) 22; d) 24; e) 26; f) 28

°Number of bits in TLB Tag?

a) 8; b) 10; c) 12; d) 14; e) 16; f) 18

<sup>o</sup> Approximate Number of bits in TLB Entry?

a) 32; b) 36; c) 40; d) 42; e) 44; f) 46

# Address Translation Exercise (3)

# ° Exercise:

- 40-bit VA, 16 KB pages, 36-bit PA
- •2-way set-assoc TLB: 256 "slots", 2 per slot

•64 KB data cache, 64 Byte blocks, 2 way S.A.

# <sup>o</sup>Number of bits in Cache Offset? a) 6; b) 8; c) 10; d) 12; e) 14; f) 16

- °Number of bits in Cache Index? a) 6; b) 8; c) 10; d) 12; e) 14; f) 16
- °Number of bits in Cache Tag? a) 18; b) 20; c) 22; d) 24; e) 26; f) 28
- °Approximate No. of bits in Cache Entry?

# Impact of What Learned About Caches?



# Quicksort vs. Radix as vary number keys: Instructions



# Quicksort vs. Radix as vary number keys: **Cache misses**

#### What is proper approach to fast algorithms?



# Quicksort vs. Radix as vary number keys: **Instructions and Time**



# Cache/VM/TLB Summary: #1/3

### <sup>o</sup> The Principle of Locality:

- Program access a relatively small portion of the address space at any instant of time.
  - Temporal Locality: Locality in Time
  - Spatial Locality: Locality in Space

<sup>°</sup>Caches, TLBs, Virtual Memory all understood by examining how they deal with 4 questions:

- Where can block be placed? How is block found? 1) 2)
- What block is replaced on miss?
- 3) What block is replaced o 4) How are writes handled?

CS61C L25 Review Cache © UC Regents

# Cache/VM/TLB Summary: #2/3

- <sup>o</sup> Virtual Memory allows protected sharing of memory between processes with less swapping to disk, less fragmentation than always swap or base/bound
- °3 Problems:
- 1) Not enough memory: Spatial Locality means small Working Set of pages OK
- 2) TLB to reduce performance cost of VM
- 3) Need more compact representation to reduce memory size cost of simple 1-level page table, especially for 64-bit address (See CS 162)

34

CS61C L25 Review Cache © UC Regents

#### Cache/VM/TLB Summary: #3/3

- ° Virtual memory was controversial at the time: can SW automatically manage 64KB across many programs?
  - 1000X DRAM growth removed controversy
- ° Today VM allows many processes to share single memory without having to swap all processes to disk; VM protection today is more important than memory hierarchy
- ° Today CPU time is a function of (ops, cache misses) vs. just f(ops): What does this mean to Compilers, Data structures, Algorithms?

35