Computers for the PostPC Era

Dave Patterson

University of California at Berkeley Patterson@cs.berkeley.edu

http://iram.cs.berkeley.edu/ http://iram.CS.Berkeley.EDU/istore/ March 2001

Slide 1

Perspective on Post-PC Era

 PostPC Era will be driven by 2 technologies:

1) Mobile Consumer Devices - e.g., successor to cell phone, PDA, wearable computers



2) Infrastructure to Support such Devices - e.g., successor to Big Fat Web Servers, Database Servers (Yahoo+, Amazon+, ...)

Slide 2

IRAM Overview

- A processor architecture for embedded/portable systems running media applications
 - Based on media processing and embedded DRAM
 - Simple, scalable, and efficient
 - Good compiler target
- Microprocessor prototype with
 - 256-bit media processor, 12-14 MBytes DRAM
 - >100 million transistors, ~280 $\rm mm^2$
 - 2.5-3.2 Gops, 2W at 170-200 MHz
 - Industrial strength compiler
 - Implemented by 6 graduate students

Slide 3

PostPC processor applications

- Multimedia processing; ("90% desktop cycles")
 - image/video processing, voice/pattern recognition, 3D graphics, animation, digital music, encryption
 narrow data types, streaming data, real-time response
- Embedded and portable systems
 - notebooks, PDAs, digital cameras, cellular phones, pagers, game consoles, set-top boxes
 - limited chip count, limited power/energy budget
- Significantly different environment from that of workstations and servers
- And larger: '99 32-bit microprocessor market 386 million for Embedded, 160 million for PCs; >500M cell phones in 2001

Slide 5

The IRAM Team

· Hardware:

- Joe Gebis, Christoforos Kozyrakis, Loannis Mavroidis, Lakovos Mavroidis, Steve Pope, Sam Williams
- Software:
- Alan Janin, David Judd, David Martin, Randi Thomas
 - David Patterson, Katherine Yelick
- Help from:
 - I BM Microelectronics, MIPS Technologies, Cray, Avanti

Slide 4

Motivation and Goals

- Processor features for PostPC systems:
 - High performance on demand for multimedia without continuous high power consumption
 - Tolerance to memory latency
 - Scalable
 - Mature, HLL-based software model
- Design a prototype processor chip
 - Complete proof of concept
 - Explore detailed architecture and design issues
 - Motivation for software development

Key Technologies

Media processing

- High performance on demand for media processing
- Low power for issue and control logic
- Low design complexity
- Well understood compiler technology

Embedded DRAM

- High bandwidth for media processing
- Low power/energy for memory accesses
- "System on a chip"

Slide 7

Operation & Instruction Count: RISC v. "VSIW" Processor (from F. Quintana, U. Barcelona.)

Spec92fp	Ope structio	erations ns (M)	(M)	I		
Program	RISC	VSIW	R / V	RI SC	VSIW	R / V
swim256	115	95	1.1x	115	0.8	142x
hydro2d	58	40	1.4x	58	0.8	71x
nasa7	69	41	1.7x	69	2.2	31x
su2cor	51	35	1.4x	51	1.8	29x
tomcatv	15	10	1.4x	15	1.3	11x
wave5	27	25	1.1x	27	7.2	4x
mdljdp2	32	52	0.6x	32	15.8	2x
VSIW rec	luces o	ps by 1	.2X, ins	tructions	s by 20X	1

Slide 9

Potential Multimedia Architecture

"New" model: VSIW=Very Short Instruction Word!

- Compact: Describe N operations with 1 short instruct.
- Predictable (real-time) perf. vs. statistical perf. (cache)
- Multimedia ready: choose N*64b, 2N*32b, 4N*16b
- Easy to get high performance; N operations:
 - » are independent
 - » use same functional unit
 - » access disjoint registers
 - » access registers in same order as previous instructions
 - » access contiguous memory words or known pattern
 - » hides memory latency (and any other latency)
- Compiler technology already developed, for sale! Slide 8

Revive Vector (VSIW) Architecture!

	Single-chip CMOS MPU/IRAM
 Low latency, high BW* memory system? 	Embedded DRAM
Code density?	Much smaller than VLIW/EPIC
Compilers?	For sale, mature (>20 years)
Vector Performance?	Easy scale speed with technology
Power/Energy?	Parallel to save energy, keep perf
Scalar performance?	Include modern, modest CPU \Rightarrow OK scalar
• Real-time? •	No caches, no speculation \Rightarrow repeatable speed as vary input
• Limited to scientific • applications?	$\begin{array}{l} \mbox{Multimedia apps vectorizable too:} \\ \mbox{N*64b, 2N*32b, 4N*16b} \end{array}$
	Slide 10

Vector Instruction Set

· Complete load-store vector instruction set


- Uses the MIPS64[™] ISA coprocessor 2 opcode space
 » I deas work with any core CPU: Arm, PowerPC, ...
- Architecture state
 - » 32 general-purpose vector registers
 - » 32 vector flag registers
- Data types supported in vectors:
- » 64b, 32b, 16b (and 8b)
- 91 arithmetic and memory instructions

· Not specified by the ISA

- Maximum vector register length
- Functional unit datapath width


Slide 11

Vector IRAM ISA Summary



integer, floating-point, convert, logical, vector processing, flag processing

Support for DSP



- · Support for fixed-point numbers, saturation, rounding modes
- Simple instructions for intra-register permutations for reductions and butterfly operations
 - High performance for dot-products and FFT without the complexity of a random permutation permutation

Compiler/OS Enhancements

Compiler support


- Conditional execution of vector instruction » Using the vector flag registers
- Support for software speculation of load operations

Operating system support

- MMU-based virtual memory
- Restartable arithmetic exceptions
- Valid and dirty bits for vector registers
- Tracking of maximum vector length used

Slide 14

VIRAM Prototype Architecture



Architecture Details (2)

Main memory system

- No SRAM cache for the vector unit
- 8 2-MByte DRAM macros
 - » Single bank per macro, 2Kb page size
 - » 256b synchronous, non-multiplexed I/O interface
 - » 25ns random access time, 7.5ns page access time
- Crossbar interconnect
 - » 12.8 GBytes/s peak bandwidth per direction (load/store)
 - » Up to 5 independent addresses transmitted per
- cýcle

• Off-chip interface

- 64b SysAD bus to external chip-set (100 MHz)

Slide 17

- 2 channel DMA engine

Architecture Details (1) • MIPS64[™] 5Kc core (200 MHz)

- Single-issue core with 6 stage pipeline
- 8 KByte, direct-map instruction and data caches
- Single-precision scalar FPU
- Vector unit (200 MHz)
 - 8 KByte register file (32 64b elements per register)
 - 4 functional units:
 - » 2 arithmetic (1 FP), 2 flag processing
 - » 256b datapaths per functional unit
 - Memory unit
 - » 4 address generators for strided/indexed accesses
 - » 2-level TLB structure: 4-ported, 4-entry microTLB and single-ported, 32-entry main TLB


 - » Pipelined to sustain up to 64 pending memory accesses

Vector Unit Pipeline

· Single-issue, in-order pipeline

• Efficient for short vectors

- Pipelined instruction start-up
- Full support for instruction chaining, the vector
- equivalent of result forwarding
- · Hides long DRAM access latency



- Reduces design and testing time

- Provides a simple scaling model (up or down) without major control or datapath redesign

· Most instructions require only intra-lane interconnect - Tolerance to interconnect delay scaling Slide 19



Floorplan

- 6 metal layers (copper)
- 280 mm² die area
- ~200 mm² for memory/logic
- DRAM: ~140 mm²
- Transistor count: >100M
- 1.2V for logic, 1.8V for DRAM

Slide 20

Alternative Floorplans (1) DRAM DRAM "VI RAM-7MB" "VIRAM-Lite" "VIRAM-2Lanes" 4 lanes, 8 Mbytes 2 lanes, 4 Mbytes 1 lane, 2 Mbytes 190 mm² 120 mm² 60 mm² 3.2 Gops at 200 MHz (32-bit ops) 1.6 Gops at 200 MHz 0.8 Gops at 200 MHz Slide 21

Power Consumption

· Power saving techniques


- Low power supply for logic (1.2 V)
- » Possible because of the low clock rate (200 MHz)
- » Wide vector datapaths provide high performance - Extensive clock gating and datapath disabling
 - » Utilizing the explicit parallelism information of
- vector instructions and conditional execution - Simple, single-issue, in-order pipeline

• Typical power consumption: 2.0 W

21 1		
– MIPS core:	0.5 W	
- Vector unit	10 W	$(min \sim 0 W)$

vooror unit.	1.0	(
– DRAM:	0.2 W	(min ~0 W)
- Misc.:	0.3 W	(min ~0 W)

VIRAM Compiler




- Based on the Cray's PDGCS production environment for vector supercomputers
- Extensive vectorization and optimization capabilities including outer loop vectorization
- No need to use special libraries or variable types for vectorization

Slide 23

Compiling Media Kernels on IRAM

• The compiler generates code for narrow data widths, e.g., 16-bit integer

Compilation model is simple, more scalable (across generations) than MMX, VIS, etc. - Strided and






Performance: Efficiency

	Peak	Sustained	% of Peak
Image Composition	6.4 GOPS	6.40 GOPS	100%
IDCT	6.4 GOPS	3.10 GOPS	48.4%
Color Conversion	3.2 GOPS	3.07 GOPS	96.0%
Image Convolution	3.2 GOPS	3.16 GOPS	98.7%
Integer VM Multiply	3.2 GOPS	3.00 GOPS	93.7%
FP VM Multiply	1.6 GFLOPS	1.59 GFLOPS	99.6%
Average			89.4%

What % of peak delivered by superscalar or VLIW designs? 50%? 25%?

Slide 25

Comparison of Matrix-Vector Multiplication Performance · Double precision floating point



IRAM Statistics • 2 Watts, 3 GOPS, Multimedia ready (including memory) AND can compile for it

- >100 Million transistors
- Intel @ 50M?
- Industrial strength compilers
- Tape out June 2001?
- 6 grad students
- Thanks to
 - DARPA: fund effort
 - I BM: donate masks, fab
 - Avanti: donate CAD tools
 - MIPS: donate MIPS core
 - Cray: Compilers

Slide 27

Goals, Assumptions of last 15 years

- Goal #1: Improve performance
- Goal #2: Improve performance
- Goal #3: Improve cost-performance
- Assumptions
 - Humans are perfect (they don't make mistakes during installation, wiring, upgrade, maintenance or repair)
 - Software will eventually be bug free (good programmers write bug-free code)
 - Hardware MTBF is already very large (~100 years
 - between failures), and will continue to increase

Slide 29

IRAM Conclusion

· One thing to keep in mind

- Use the most efficient solution to exploit each level of parallelism
- Make the best solutions for each level work together
- Vector processing is very efficient for data level parallelism

Levels of Parallelism	Efficient Solution
Multi-programming	Clusters? NUMA? SMP?
Thread	MT? SMT? CMP?
Irregular ILP	VLIW? Superscalar?
Data	VECTOR

Slide 28

After 15 year improving Perfmance

· Availability is now a vital metric for servers!

- near-100% availability is becoming mandatory » for e-commerce, enterprise apps, online services, ISPs
- but, service outages are frequent
 - » 65% of IT managers report that their websites were unavailable to customers over a 6-month period • 25%: 3 or more outages
- outage costs are high
 - » NYC stockbroker: \$6,500,000/hr
 - \$225,000/hr » EBay:
 - \$180,000/hr » Amazon.com:
 - » social effects: negative press, loss of customers who "click over" to competitor

Source: InternetWeek 4/3/2000

ISTORE as an Example of Storage System of the Future

- Availability, Maintainability, and Evolutionary growth key challenges for storage systems
- Maintenance Cost ~ >10X Purchase Cost per year
- Even 2X purchase cost for 1/2 maintenance cost wins - AME improvement enables even larger systems
- ISTORE also cost-performance advantages
- Better space, power/cooling costs (\$ @ collocation site)
- More MIPS, cheaper MIPS, no bus bottlenecks
- Single interconnect, supports evolution of technology, single network technology to maintain/understand
- Match to future software storage services Future storage service software target clusters

Slide 31

Jim Gray: Trouble-Free Systems

Manager "What Next? Sets goals A dozen remaining IT problems" Sets policy Turing Award Lecture, Sets budget FCRC System does the rest. May 1999 Jim Grav

- Everyone is a CIO (Chief Information Officer)
- Build a system
 - used by millions of people each day
- Administered and managed by a ½ time person.
- On hardware fault, order replacement part On overload, order additional equipment Upgrade hardware and software automatically.

Slide 32

Microsoft

Hennessy: What Should the "New World" Focus Be? Availability

- Both appliance & service
- Maintainability
 - Two functions
 - » Enhancing availability by preventing failure
 - » Ease of SW and HW upgrades
- Scalability
- Especially of service "Back to the Future:
- Time to Return to Longstanding Cost Problems in Computer Systems? - per device and per service transaction Keynote address,
- FCRC Performance May 1999 - Remains important, but its not SPECint
 - John Hennessy Stanford

Slide 33

Lessons learned from Past Projects for which might help AME

· Know how to improve performance (and cost)

- Run system against workload, measure, innovate, repeat - Benchmarks standardize workloads, lead to competition,
- evaluate alternatives; turns debates into numbers
- Major improvements in Hardware Reliability - 1990 Disks 50,000 hour MTBF to 1,200,000 in 2000 - PC motherboards from 100,000 to 1,000,000 hours
- · Yet Everything has an error rate
 - Well designed and manufactured HW: >1% fail/year
 - Well designed and tested SW: > 1 bug / 1000 lines
 - Well trained, rested people doing routine tasks: >1%??

 - Well run collocation site (e.g., Exodus): 1 power failure per year, 1 network outage per year Slide 35

The real scalability problems: AME


- Availability
 - systems should continue to meet quality of service goals despite hardware and software failures
- Maintainability
 - systems should require only minimal ongoing human administration, regardless of scale or complexity: Today, cost of maintenance = 10-100 cost of purchase
- Evolutionary Growth
 - systems should evolve gracefully in terms of performance, maintainability, and availability as they are grown/upgraded/expanded
- These are problems at today's scales, and will only get worse as systems grow

Slide 34

Lessons learned from Past Projects for AME

- · Maintenance of machines (with state) expensive - ~10X cost of HW per year
 - Stateless machines can be trivial to maintain (Hotmail)
- · System administration primarily keeps system available
 - System + clever human = uptime
 - Also plan for growth, fix performance bugs, do backup
- · Software upgrades necessary, dangerous
 - SW bugs fixed, new features added, but stability?
 - Admins try to skip upgrades, be the last to use one

Lessons learned from Past Projects for AME



Slide 37

Lessons learned from Past Projects for AME

· Components fail slowly

- Disks, Memory, Software give indications before fail (Interfaces don't pass along this information)

- · Component performance varies
 - Disk inner track vs. outer track: 1.8X Bandwidth
 - Refresh of DRAM
 - Daemon processes in nodes of cluster
 - Error correction, retry on some storage accesses
 - Maintenance events in switches
 - (Interfaces don't pass along this information)

Slide 38

Lessons Learned from Other Fields

Common threads in accidents ~3 Mile I sland 1.More multiple failures than you believe possible (like the birthday paradox?)



- Operators cannot fully understand system because errors in implementation, and errors in measurement system. Also complex interactions that are hard to predict
- 3. Tendency to blame operators afterwards (60-80%), but they must operate with missing, wrong information
- 4. The systems are never all working fully properly: bad indicator lights, sensors out, things in repair
- 5.Systems that kick in when trouble often flawed. A 3 Mile Island problem 2 valves left in the wrong positionthey were symmetric parts of a redundant system used only in an emergency. The fact that the facility runs under normal operation masks these errors Charles Perw, Normal Accident: Linking with High Kat Troubadgets, Preves Book, 1900

An Approach to AME

- 4 Parts to Time to Repair:
 - 1) Time to detect error,
 - 2) Time to pinpoint error
 - ("root cause analysis"),
- 3) Time to chose try several possible solutions fixes error, and
- 4) Time to fix error

An Approach to AME

"If a problem has no solution, it may not be a problem, but a fact, not be solved, but to be coped with over time."

Shimon Peres, quoted in Rumsfeld's Rules

- Rather than aim towards (or expect) perfect hardware, software, & people, assume flaws
- Focus on Mean Time To Repair (MTTR), for whole system including people who maintain it
 - Availability = MTTR / MTBF, so 1/10th MTTR just as valuable as 10X MTBF

 - Improving MTTR and hence availability should improve cost of administration/maintenance as well

Slide 40

An Approach to AME

- 1) Time to Detect errors
- Include interfaces that report faults/errors from components
- May allow application/system to predict/identify failures
- Periodic insertion of test inputs into system with known results vs. wait for failure reports

Slide 41

An Approach to AME

2) Time to Pinpoint error

- Error checking at edges of each component
- Design each component so it can be isolated and given test inputs to see if performs
- Keep history of failure symptoms/reasons and recent behavior ("root cause analysis")

Slide 43

An Approach to AME

- 3) Time to try possible solutions:
- History of errors/solutions
- Undo of any repair to allow trial of possible solutions
 - Support of snapshots, transactions/logging fundamental in system
 - Since disk capacity, bandwidth is fastest growing technology, use it to improve repair?
 - Caching at many levels of systems provides redundancy that may be used for transactions?

Slide 44

An Approach to AME

- 4) Time to fix error:
- Create Repair benchmarks
- Competition leads to improved MTTR
 Include interfaces that allow Repair events
- to be systematically tested - Predictable fault insertion allows debugging of repair as well as benchmarking MTTR
- Since people make mistakes during repair, "undo" for any maintenance event
 - Replace wrong disk in RAID system on a failure; undo and replace bad disk without losing info
 - Undo a software upgrade

Slide 45

Other I deas for AME

- Use interfaces that report, expect performance variability vs. expect consistency?
 - Especially when trying to repair
 - Example: work allocated per server based on recent performance vs. based on expected performance
- Queued interfaces, flow control accommodate performance variability, failures?
 - Example: queued communication vs. Barrier/Bulk Synchronous communication for distributed program

Slide 46

Overview towards AME


New foundation to reduce MTTR

- Cope with fact that people, SW, HW fail (Peres)
- Transactions/snapshots to undo failures, bad repairs
- Repair benchmarks to evaluate MTTR innovations
- Interfaces to allow error insertion, input insertion, report module errors, report module performance
- Module I/O error checking and module isolation
- Log errors and solutions for root cause analysis, give
- ranking to potential solutions to problem problem
- Significantly reducing MTTR (HW/SW/LW)
 significantly increased availability


Slide 47

Benchmarking availability

Results




Example: single-fault in SW RAID



 Linux: minimal performance impact but longer window of vulnerability to second fault

- Solaris: large perf. impact but restores redundancy fast
- Windows: does not auto-reconstruct!



- Stops using affected disk (and reconstructs) on any error, transient or not
- Solaris and Windows are more forgiving
 » both ignore most benign/transient faults
 neither policy is ideal!
- » need a hybrid that detects streams of transients slide 50

Software RAID: QoS behavior

· Response to double-fault scenario

- a double fault results in unrecoverable loss of data on the RAID volume
- Linux: blocked access to volume
- Windows: blocked access to volume
- **Solaris:** silently continued using volume, delivering *fabricated* data to application!
 - » clear violation of RAID availability semantics
 - » resulted in corrupted file system and garbage data at the application level
 - » this *undocumented* policy has serious availability implications for applications

Slide 51

Example Server: ISTORE-1 hardware platform • 64-node x86-based cluster, 1.1TB storage

- cluster nodes are plug-and-play, intelligent, networkattached storage "bricks"
 - »a single field-replaceable unit to simplify maintenance
- each node is a full x86 PC w/256MB DRAM, 18GB disk more CPU than NAS; fewer disks/node than cluster

ISTORE Chassis 64 nodes, 8 per tray 2 levels of switches •20 100 Mbit/s •2 1 Gbit/s Environment Monitoring: UPS, redundant PS, fans, heat and vibration sensors...





Slide 53

Software RAID: maintainability

Human error rates

- subjects attempt to repair RAID disk failures
 » by replacing broken disk and reconstructing data
- each subject repeated task several times
- data aggregated across 5 subjects

Error type	Windows	Solaris	Linux
Fatal Data Loss	6 ⁸		6° 6°
Unsuccessful Repair			6 ¹⁰
System ignored fatal input			6 ¹⁰
User Error – Intervention Required	6	6° 6°	6
User Error - User Recovered	•	****	
Total number of trials	35	33	31

Slide 52



ISTORE Cost Performance

- · MIPS: Abundant Cheap, Low Power
 - 1 Processor per disk, amortizing disk enclosure, power supply, cabling, cooling vs. 1 CPU per 8 disks
 - Embedded processors 2/3 perf, 1/5 cost, power?
- No Bus Bottleneck
 - 1 CPU, 1 memory bus, 1 I/O bus, 1 controller, 1 disk vs. 1-2 CPUs, 1 memory bus, 1-2 I/O buses, 2-4 controllers, 4-16 disks
- Co-location sites (e.g., Exodus) offer space, expandable bandwidth, stable power
 - Charge ~\$1000/month per rack (~ 10 sq. ft.).
 + \$200 per extra 20 amp circuit

⇒ Density-optimized systems (size, cooling) vs. SPEC optimized systems @ 100s watts

Slide 55

Common Question: RAID?

- · Switched Network sufficient for all types of communication, including redundancy
 - Hierarchy of buses is generally not superior to switched network
- · Veritas, others offer software RAID 5 and software Mirroring (RAID 1)
- · Another use of processor per disk

Slide 56

Initial Applications

- Future: services over WWW
- Initial ISTORE apps targets are services - information retrieval for multimedia data (XML
 - storage?) » self-scrubbing data structures, structuring performance-robust distributed computation
 - » Example: home video server using XML interfaces - email service?
 - » statistical identification of normal behavior » Undo of upgrade
- ISTORE-1 is not one super-system that demonstrates all techniques, but an example
 - Initially provide middleware, library to support AME

Slide 57

Conclusion #1: ISTORE as Storage System of the Future

- Availability, Maintainability, and Evolutionary growth key challenges for storage systems
- Maintenance Cost ~ 10X Purchase Cost per year, so over 5 year product life, ~ 95% of cost of ownership - Even 2X purchase cost for 1/2 maintenance cost wins - AME improvement enables even larger systems
- ISTORE has cost-performance advantages
- Better space, power/cooling costs (\$@colocation site) - More MIPS, cheaper MIPS, no bus bottlenecks
- Single interconnect, supports evolution of technology,
- single network technology to maintain/understand Match to future software storage services
- Future storage service software target clusters

Slide 59

A glimpse into the future?

- · System-on-a-chip enables computer, memory, redundant network interfaces without significantly increasing size of disk
- ISTORE HW in 5 years:
- 2006 brick: System On a Chip integrated with MicroDrive
- » 9GB disk, 50 MB/sec from disk » connected via crossbar switch
- » From brick to "domino"
- If low power, 10,000 nodes fit into one rack!
- O(10,000) scale is our ultimate design point



Slide 58

Conclusion #2: IRAM and ISTORE Vision • Integrated processor in memory provides efficient access to high memory bandwidth

- Two "Post-PC" applications:
 - IRAM: Single chip system for embedded and portable applications
 - Target media processing (speech, images, video, audio)
 - ISTORE: Building block when combined with disk for
 - storage and retrieval servers » Up to 10K nodes in one rack
 - » Non-I RAM prototype addresses key scaling issues: availability, manageability, evolution



Slide 60

Questions?

Contact us if you're interested:

email: patterson@cs.berkeley.edu
http://iram.cs.berkeley.edu/
http://iram.cs.berkeley.edu/istore

"If it's important, how can you say if it's impossible if you don't try?"

Jean Morreau, a founder of European Union

Slide 61

ISTORE-1 Brick


- Webster's Dictionary: "brick: a handy-sized unit of building or paving material typically being rectangular and about 2 1/4 x 3 3/4 x 8 inches"
- ISTORE-1 Brick: 2 x 4 x 11 inches (1.3x)
 - Single physical form factor, fixed cooling required, compatible network interface to simplify physical maintenance, scaling over time
 - Contents should evolve over time: contains most cost effective MPU, DRAM, disk, compatible NI
 - I f useful, could have special bricks (e.g., DRAM rich, disk poor)
 - Suggests network that will last, evolve: Ethernet

Slide 62

Embedded DRAM in the News

- Sony ISSCC 2001
- 462-mm² chip with 256-Mbit of on-chip embedded DRAM (8X Emotion engine in PS/2)
 - 0.18-micron design rules
- 21.7 x 21.3-mm and contains 287.5 million transistors
- 2,000-bit internal buses can deliver 48 gigabytes per second of bandwidth
- Demonstrated at Siggraph 2000
- · Used in multiprocessor graphics system?

Slide 63



Cost of Bandwidth, Safety

- Network bandwidth cost is significant
 1000 Mbit/sec/month => \$6,000,000/year
- Security will increase in importance for storage service providers
- XML => server format conversion for gadgets
- => Storage systems of future need greater computing ability
 - Compress to reduce cost of network bandwidth 3X; save \$4M/year?
 - Encrypt to protect information in transit for B2B


=> Increasing processing/disk for future storage apps

Slide 64

Vector Vs. SIMD


Vector	SIMD
One instruction keeps multiple	One instruction keeps one
datapaths busy for many cycles	datapath busy for one cycle
Wide datapaths can be used	Wide datapaths can be used either
without changes in ISA or issue	after changing the ISA or after
logic redesign	changing the issue width
Strided and indexed vector load and store instructions	Simple scalar loads; multiple instructions needed to load a vector
No alignment restriction for	Short vectors must be aligned in
vectors; only individual elements	memory; otherwise multiple
must be aligned to their width	instructions needed to load them

Performance: FFT (1)



Slide 67

Performance: FFT (2)



Slide 68

Vector Vs. SIMD: Example

• Simple example: conversion from RGB to YUV

Y = [(9798*R + 19235*G + 3736*B) / 32768] U = [(-4784*R - 9437*G + 4221*B) / 32768] + 128 V = [(20218*R - 16941*G - 3277*B) / 32768] + 128

VIRAM Code (22 instrs, 16 arith)

	stoyIIV:							
		r v	r addr	stride3	addr inc	#	load P	
					addr inc			
					addr_inc			
	lmul.u.sv			_		. *	calculate Y	
х	lmadd.u.sv	ol_v,	t1_s,	g_v				
x	lmadd.u.sv	ol_v,	t2_s,	b_v				
v	sra.vs	ol_v,	o1_v,	8_8				
x	lmul.u.sv	o2_v,	t3_s,	r_v		#	calculate U	
x	lmadd.u.sv	o2_v,	t4_s,	g_v				
x	lmadd.u.sv	o2_v,	t5_s,	b_v				
v	sra.vs	o2_v,	o2_v,	s_s				
v	add.sv	o2_v,	a_s,	o2_v				
x	lmul.u.sv	o3_v,	t6_s,	r_v		#	calculate V	
x	lmadd.u.sv	o3_v,	t7_s,	g_v				
x	lmadd.u.sv	o3_v,	t8_s,	b_v				
v	sra.vs	o3_v,	o3_v,	8_8				
v	add.sv	o3_v,	a_s,	o3_v				
v	sts.b	o1_v,	y_addr,	stride3,	addr_inc	#	store Y	
v	sts.b	02_v,	u_addr,	stride3,	addr_inc	#	store U	
v	sts.b	03_v,	v_addr,	stride3,	addr_inc	#	store V	~
s	ubu	pix_s	,pix_s,	len_s				Sli

Slide 69

MMX Code (part 1)

BtoYUV:				paddd	mm4,	mm5	
movq	mm1,	[eax]		movq	mm5,	mm1	
pxor	mm6,	mm6		psllq	mm1,	32	
movq	mm0,	mm1		paddd	mml,	mm7	
psrlq	mm1,	16		punpckhl	bw	mm6,	ZEROS
punpckll	bw	mm0,	ZEROS	movq	mm3,	mm1	
movq	mm7,	mm1		pmaddwd	mml,	YROGR	
punpckll	bw	mm1,	ZEROS	movq	mm7,	mm.5	
movq	mm2,	mm0		pmaddwd	mm5,	YBG0B	
pmaddwd	mm0,	YROGR		psrad	mm0,	15	
movq	mm3,	mm1		movq	TEMP0,	mm6	
pmaddwd	mml,	YBG0B		movq	mm6,	mm.3	
movq	mm4,	mm2		pmaddwd	mm6,	UROGR	
pmaddwd	mm2,	UR0GR		psrad	mm2,	15	
movq	mm5,	mm.3		paddd	mm1,	mm.5	
pmaddwd	mm3,	UBG0B		movq	mm5,	mm7	
punpckhl	bw	mm7,	mm6;	pmaddwd	mm7,	UBG0B	
pmaddwd	mm4,	VR0GR		psrad	mm1,	15	
paddd	mm0,	mm1		pmaddwd	mm3,	VROGR	
pmaddwd	mm5,	VBG0B		packssd	w	mm0,	mm1
movq	mm1,	8[eax]		pmaddwd	mm5,	VBG0B	
paddd	mm2,	mm 3		psrad	mm4,	15	

MMX Code (part 2)

paddd	mm6,	mm7		movq	mm4,	mm6
movq	mm7,	mm1		pmaddwd	mm6,	UROGR
psrad	mm6,	15		movq	mm3,	mm0
paddd	mm3,	mm5		pmaddwd	mm0,	UBG0B
psllq	mm7,	16		paddd	mm2,	mm7
movq	mm5,	mm7		pmaddwd		mm4,
psrad	mm3,	15		pxor	mm7,	mm7
movq	TEMPY,	mm0		pmaddwd	mm3,	VBG0B
packssd	w	mm2,	mm6	punpckhi	bw	mm1,
movq	mm0,	TEMP0		paddd	mm0,	mm6
punpckl	bw	mm7,	ZEROS	movq	mm6,	mm1
movq	mm6,	mm0		pmaddwd	mm6,	YBG0B
movq	TEMPU,	mm2		punpckhi	bw	mm5,
psrlq	mm0,	32		movq	mm7,	mm5
paddw	mm7,	mm0		paddd	mm3,	mm4
movq	mm2,	mm6		pmaddwd	mm5,	YROGR
pmaddwd	mm2,	YROGR		movq	mm4,	mm1
movq	mm0,	mm7		pmaddwd	mm4,	UBG0B
pmaddwd		YBG0B		psrad	mm0,	15
packssd	w	mm4,	mm3	paddd	mm0,	OFFSETW
add	eax,	24		psrad	mm2,	15
add	edx,	8		paddd	mm6,	mm5

ллл		ode)	(pt.	3. 13)1 in	str	c
		Juac		ith)		511	3,
pmaddwd	mm7,	UR0GR		movq	[ecx],	mm4	
psrad	mm3,	15		packu	swb	mm5,	mm 3
pmaddwd	mml,	VBG0B		add	ebx,	8	
psrad	mm6,	15		add	ecx,	8	
paddd	mm4,	OFFSETD		movq	[edx],	mm5	
packssd	w	mm2,	mm6	dec	edi		
pmaddwd	mm5,	VR0GR		jnz	RGBtoYU	rv	
paddd	mm7,	mm4					
psrad	mm7,	15					
movq	mm6,	TEMPY					
packssd	w	mm0,	mm7				
movq	mm4,	TEMPU					
packusw	ь	mm6,	mm2				
movq	mm7,	OFFSETB					
paddd	mml,	mm.5					
paddw	mm4,	mm7					
psrad	mm1,	15					
movq	[ebx],	mm.6					
packusw	ь	mm4,					
movq	mm5,	TEMPV					
packssd	w	mm3,	mm4				
paddw	mm5,	mm7		•			
	-	~					

Clusters and TPC Software 8/'00

- TPC-C: 6 of Top 10 performance are clusters, including all of Top 5; 4 SMPs
- TPC-H: SMPs and NUMAs - 100 GB All SMPs (4-8 CPUs)
- 300 GB AII NUMAS (I BM/Compaq/HP 32-64 CPUs)
- TPC-R: All are clusters - 1000 GB :NCR World Mark 5200
- TPC-W: All web servers are clusters (IBM)

Cost of Storage System v. Disks

Cost Main. Disks

-- 668

-- 1312

· Examples show cost of way we build current

systems (2 networks, many buses, CPU, ...)

· And Data Bases are often CPU or bus bound!

Date

- Sun 10k: 9/99 \$6.2M \$2.1M 1732

- IBM Netinf: 7/00 \$7.8M \$1.8M 7040

=>Too complicated, too heterogenous

/I Obus - NCR WM: 10/97 \$8.3M

- Sun 10k: 3/98 \$5.2M

- I STORE disks per CPU:

- I STORE disks per I/O bus:

Slide 74

Disks Disks

5.0

7.0

12.0

90

1.0 Slide 76

/CPU

10.2

10.4

27.0

55.0

10

Clusters and TPC-C Benchmark

Top 10 TPC-C Performance (Aug. 2000) Ktpm

1.	IBM	Netfinity 8500R c/s	Cluster	441
	сомела	ProLiant X700-96P	Cluster	262
3.	сомела	ProLiant X550-96P	Cluster	230
4.	сомряа	ProLiant X700-64P	Cluster	180
5.	сомраа	ProLiant X550-64P	Cluster	162
6 .	IBM	AS/400e 840-2420	SMP	152
7.	Fujitsu	GP7000F Model 2000	SMP	139
8.	IBM	RISC S/6000 Ent. S80	SMP	139
9.		Escala EPC 2400 c/s	SMP	136
10	♦ sun	Enterprise 6500 Cluster	Cluster	135

Common Question: Why Not Vary Number of Processors and Disks? • Argument: if can vary numbers of each to


- match application, more cost-effective solution? • Alternative Model 1: Dual Nodes + E-switches
- P-node: Processor, Memory, 2 Ethernet NICs
 D-node: Disk, 2 Ethernet NICs
- Response
 - As D-nodes running network protocol, still need processor and memory, just smaller; how much save?
 Saves processors/disks, costs more NICs/switches:
 - N I STORE nodes vs. N/2 P-nodes + N D-nodes
 - Isn't ISTORE-2 a good HW prototype for this model? Only run the communication protocol on N nodes, run the full app and OS on N/2

Common Question: Why Not Vary Number of Processors and Disks?

- Alternative Model 2: N Disks/node
 - Processor, Memory, N disks, 2 Ethernet NICs

Response

- Potential I/O bus bottleneck as disk BW grows
- 2.5" ATA drives are limited to 2/4 disks per ATA bus
- How does a research project pick N? What's natural?
- Is there sufficient processing power and memory to run the AME monitoring and testing tasks as well as the application requirements?
- Isn't ISTORE-2 a good HW prototype for this model? Software can act as simple disk interface over network and run a standard disk protocol, and then run that on N nodes per apps/OS node. Plenty of Network BW available in redundant switches



Slide 79

Grove's Warning

"...a strategic inflection point is a time in the life of a business when its fundamentals are about to change. ... Let's not mince words: <u>A strategic inflection point can be</u> <u>deadly when unattended to</u>. Companies that begin a decline as a result of its changes rarely recover their previous greatness." Only the Paranoid Survive, Andrew S. Grove, 1996

Slide 80

Availability benchmark methodology

- Goal: quantify variation in QoS metrics as events occur that affect system availability
- Leverage existing performance benchmarks
 to generate fair workloads
- to measure & trace quality of service metrics
 Use fault injection to compromise system
 - Use radic injection to compromise system
 - hardware faults (disk, memory, network, power)software faults (corrupt input, driver error returns)
- maintenance events (repairs, SW/HW upgrades)
 Examine single-fault and multi-fault workloads
- the availability analogues of performance micro- and macro-benchmarks

Slide 81

ISTORE-2 Improvements (1): Operator Aids

• Every Field Replaceable Unit (FRU) has a machine readable unique identifier (UID)

- => introspective software determines if storage system is wired properly initially, evolved properly
 - » Can a switch failure disconnect both copies of data?
 - » Can a power supply failure disable mirrored disks?
- Computer checks for wiring errors, informs operator vs. management blaming operator upon failure
- Leverage I BM Vital Product Data (VPD) technology?


External Status Lights per Brick

- Disk active, Ethernet port active, Redundant HW active, HW failure, Software hickup, ...

Slide 83

Benchmark Availability? Methodology for reporting results • Results are most accessible graphically

- plot change in QoS metrics over time
 compare to "normal" behavior?
- 99% confidence intervals calculated from no-fault runs



ISTORE-2 Improvements (2): RAIN

- ISTORE-1 switches 1/3 of space, power, cost, and for just 80 nodes!
- Redundant Array of Inexpensive Disks (RAID): replace large, expensive disks by many small, inexpensive disks, saving volume, power, cost
- Redundant Array of Inexpensive Network switches: replace large, expensive switches by many small, inexpensive switches, saving volume, power, cost?
 - I STORE-1: Replace 2 16-port 1-Gbit switches by fat tree of 8 8-port switches, or 24 4-port switches?

ISTORE-2 Improvements (3): System Management Language

• Define high-level, intuitive, non-abstract system management language

- Goal: Large Systems managed by part-time operators!
- Language interpretive for observation, but compiled, error-checked for config. changes
- Examples of tasks which should be made easy
 - Set alarm if any disk is more than 70% full
 - Backup all data in the Philippines site to Colorado site
 - Split system into protected subregions
 - Discover & display present routing topology
 - Show correlation between brick temps and crashes

Slide 85

ISTORE-2 Improvements (4): Options to Investigate

- TCP/IP Hardware Accelerator
 - Class 4: Hardware State Machine
 - ~10 microsecond latency, full Gbit bandwidth + full TCP/IP functionality, TCP/IP APIs
- Ethernet Sourced in Memory Controller (North Bridge)
- · Shelf of bricks on researchers' desktops?
- SCSI over TCP Support
- Integrated UPS

Slide 86

Why is ISTORE-2 a big machine?

- ISTORE is all about managing truly large systems - one needs a large system to discover the real issues and opportunities
- target 1k nodes in UCB CS, 1k nodes in I BM ARC
- Large systems attract real applications
 Without real applications CS research runs open-loop
- The geographical separation of ISTORE-2 sub-clusters exposes many important issues
 - the network is NOT transparent
 - networked systems fail differently, often insidiously

Slide 87

NSF ITR Collaboration with Mills

- Mills: small undergraduate liberal arts college for women; 8 miles south of Berkeley
 - Mills students can take 1 course/semester at Berkeley
 Hourly shuttle between campuses
 - Mills also has re-entry MS program for older students
- To increase women in Computer Science (especially African-American women):
 - Offer undergraduate research seminar at Mills
 - Mills Prof leads; Berkeley faculty, grad students help
 - Mills Prof goes to Berkeley for meetings, sabbatical
 - Goal: 2X-3X increase in Mills CS+alumnae to grad school
- want to help? Helping teach, mentor ...

Slide 89

UCB ISTORE Continued Funding

- New NSF Information Technology Research, larger funding (>\$500K/yr)
- 1400 Letters
- 920 Preproposals
- 134 Full Proposals Encouraged
- 240 Full Proposals Submitted
- 60 Funded
- We are 1 of the 60; starts Sept 2000

Slide 88

Deriving ISTORE

- Implication of Ethernet network?
- Need computer associated with disk to handle network protocol stack
- Blue Gene I/O using a processor per disk?
- Compare checkpoints across multiple snapshots to reduce disks storage: 2X? 4X? 6X?
 - Reduce cost of purchase, cost of maintenance, size
- Anticipate disk failures: 25000 => 2 fail/day
- Record history of sensor logs/disk
 History allows 95% error prediction > 1 day in advance
- · Check accuracy of snapshot? (Assertion tests)
- Help with maintenance: despite hope, likely many here will run it; expensive SysAdmin!side 00