Lecture 7: Introduction to Pipelining, Structural Hazards, and Forwarding

Professor Randy H. Katz Computer Science 252 Spring 1996

Latest NRC Rankings!!

	Quality	of Facul	ty	Ranking		
	1982	1995	Change	1982	1995	Change
Stanford	5.0	4.97	-0.03	1	1	0
MIT	4.9	4.91	0.01	2	2	0
CMU	4.8	4.76	-0.04	3	4	-1
Berkeley	4.5	4.88	0.38	4	3	1
Cornell	4.3	4.64	0.34	5	5	0
Illinois	3.8	4.09	0.29	б	8	-2
UCLA	3.8	na		б	na	
Yale	3.5	na		8	na	
U.Wash.	3.4	4.04	0.64	9	9	0
USC	3.2	na		10	na	
UT/Austin	3.2	4.18	0.98	10	7	3
Wisconsin	3.2	4.00	0.80	10	10	0
Maryland	3.1	na		13	na	
Princeton	3.0	4.31	1.31	14	6	8

Review: Instruction Set Evolution



Review: 80x86 v. DLX Instruction Counts

SPEC pgm	x86	DLX	DLX÷86
gcc	3,771,327,742	3,892,063,460	1.03
espresso	2,216,423,413	2,801,294,286	1.26
spice	15,257,026,309	16,965,928,788	1.11
nasa7	15,603,040,963	6,118,740,321	0.39

Review From Last Time Intel Summary

- Archeology: history of instruction design in a single product
 - Address size: 16 bit vs. 32-bit
 - Protection: Segmentation vs. paged
 - Temp. storage: accumulator vs. stack vs. registers
- "Golden Handcuffs" of binary compatibility affect design 20 years later, as Moore predicted
- Not too difficult to make faster, as Intel has shown
- HP/Intel announcement of common future instruction set by 2000 means end of 80x86???
- "Beauty is in the eye of the beholder"
 - At 50M/year sold, it is a beautiful business

Pipelining: Its Natural!

- Laundry Example
- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold
- Washer takes 30 minutes
- Dryer takes 40 minutes
- "Folder" takes 20 minutes







Sequential Laundry



- Sequential laundry takes 6 hours for 4 loads
- If they learned pipelining, how long would laundry take?

Pipelined Laundry Start work ASAP



Pipelined laundry takes 3.5 hours for 4 loads

Pipelining Lessons



- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Pipeline rate limited by slowest pipeline stage
- Multiple tasks operating simultaneously
- Potential speedup = Number pipe stages
- Unbalanced lengths of pipe stages reduces speedup
- Time to "fill" pipeline and time to "drain" it reduces speedup RHK.SP96 9

5 Steps of DLX Datapath

Figure 3.1, Page 130



Pipelined DLX Datapath

Figure 3.4, page 137



• Data stationary control

- local decode for each instruction phase / pipeline stage RHK.SP96 11

Visualizing Pipelining

Figure 3.3, Page 133

. Time (clock cycles)



Its Not That Easy for Computers

- Limits to pipelining: Hazards prevent next instruction from executing during its designated clock cycle
 - Structural hazards: HW cannot support this combination of instructions
 - Data hazards: Instruction depends on result of prior instruction still in the pipeline
 - Control hazards: Pipelining of branches & other instructions that change the PC
- Common solution is to stall the pipeline until the hazard is resolved, inserting one or more "bubbles" in the pipeline

One Memory Port/Structural Hazards

Figure 3.6, Page 142



One Memory Port/Structural Hazards



Speed Up Equation for Pipelining

Speedup from pipelining = Ave Instr Time unpipelined Ave Instr Time pipelined = CPI_{unpipelined} x Clock Cycle_{unpipelined} CPI_{pipelined} x Clock Cycle_{pipelined} = CPI_{unpipelined} x Clock Cycle_{unpipelined} = CPI_{unpipelined} x Clock Cycle_{unpipelined} CPI_{pipelined} x Clock Cycle_{unpipelined}

Ideal CPI = CPI_{unpipelined}/Pipeline depth

Speedup = Ideal CPI x Pipeline depth CPI_{pipelined} x Clock Cycle_{unpipelined} Clock Cycle_{pipelined}

Speed Up Equation for Pipelining

CPI_{pipelined} = Ideal CPI + Pipeline stall clock cycles per instr

Speedup = Ideal CPI x Pipeline depth Ideal CPI + Pipeline stall CPI Clock Cycle_{unpipelined} Clock Cycle_{pipelined}

Speedup = Pipeline depth 1 + Pipeline stall CPI x Clock Cycle_{unpipelined} Clock Cycle_{pipelined}

Example: Dual-port vs. Single-port

- Machine A: Dual ported memory
- Machine B: Single ported memory, but its pipelined implementation has a 1.05 times faster clock rate
- Ideal CPI = 1 for both
- Loads are 40% of instructions executed

```
SpeedUp<sub>A</sub> = Pipeline Depth/(1 + 0) x (clock<sub>unpipe</sub>/clock<sub>pipe</sub>)
                = Pipeline Depth
SpeedUp<sub>B</sub> = Pipeline Depth/(1 + 0.4 x 1)
                x (clock<sub>unpipe</sub>/(clock<sub>unpipe</sub> / 1.05)
                = (Pipeline Depth/1.4) x 1.05
                = 0.75 x Pipeline Depth
SpeedUp<sub>A</sub> / SpeedUp<sub>B</sub> = Pipeline Depth/(0.75 x Pipeline Depth) = 1.33
```

• Machine A is 1.33 times faster

Data Hazard on R1

Figure 3.9, page 147

Time (clock cycles)

1

n

s t

r.

0

r

d

е

r



Three Generic Data Hazards

Instr_I followed be Instr_J

• Read After Write (RAW)

Instr_J tries to read operand before Instr_I writes it

Three Generic Data Hazards

Instr_I followed be Instr_J

- Write After Read (WAR) Instr_J tries to write operand before Instr_I reads it
- Can't happen in DLX 5 stage pipeline because:
 - All instructions take 5 stages,
 - Reads are always in stage 2, and
 - Writes are always in stage 5

Three Generic Data Hazards

Instr_I followed be Instr_J

- Write After Write (WAW) Instr_J tries to write operand before Instr_I writes it
 - Leaves wrong result (Instr_I not Instr_J)
- Can't happen in DLX 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Writes are always in stage 5
- Will see WAR and WAW in later more complicated pipes

Forwarding to Avoid Data Hazard

Figure 3.10, Page 149

Time (clock cycles)



HW Change for Forwarding

Figure 3.20, Page 161



Data Hazard Even with Forwarding Figure 3.12, Page 153

Time (clock cycles)

1

n

s t

r.

0

r

d

е

r



6 25

Data Hazard Even with Forwarding

Figure 3.13, Page 154

Time (clock cycles)



Software Scheduling to Avoid Load Hazards

Try producing fast code for

a = b + c; d = e - f;

assuming a, b, c, d ,e, and f in memory.

Slow code:

Fast code:

LW	Rb,b	LW	Rb,b
LW	Rc,c	LW	Rc,c
ADD	Ra,Rb,Rc	LW	Re,e
SW	a,Ra	ADD	Ra,Rb,Rc
LW	Re,e	LW	Rf,f
LW	Rf,f	SW	a,Ra
SUB	Rd,Re,Rf	SUB	Rd,Re,Rf
SW	d,Rd	SW	d,Rd

Compiler Avoiding Load Stalls



Pipelining Summary

- Just overlap tasks, and easy if tasks are independent
- Speed Up Pipeline Depth; if ideal CPI is 1, then:



- Hazards limit performance on computers:
 - Structural: need more HW resources
 - Data: need forwarding, compiler scheduling
 - Control: discuss next time