CS 267: Optimizing for Uniprocessors—A Case Study in Matrix Multiplication

Katherine Yelick
yelick@cs.berkeley.edu
http://www.cs.berkeley.edu/~yelick/cs267
Recap and Plan

- Scaled speedup: operate near the memory boundary
- Memory systems on modern processors are complicated.
- The performance of a simple program can depend on the details of the micro-architecture.
- Today we will study matrix multiplication optimizations
  - An important kernel in some scientific problems
  - Closely related to other algorithms, e.g., transitive closure on a graph using Floyd-Warshall
  - Optimization ideas can be used in other problems
  - The best case for optimization payoffs
  - The most well-studied algorithm in high performance computing
Outline

• Performance Modeling
• Matrix-Vector Multiply (Warmup)
• Matrix Multiply Cache Optimizations
• Bag of Tricks
• Research in Matrix Multiply
Using a Simple Model of Memory to Optimize

- Assume just 2 levels in the hierarchy, fast and slow
- All data initially in slow memory
  - \( m \) = number of memory elements (words) moved between fast and slow memory
  - \( t_m \) = time per slow memory operation
  - \( f \) = number of arithmetic operations
  - \( t_f \) = time per arithmetic operation \( \ll t_m \)
  - \( q = f / m \) average number of flops per slow element access

- Minimum possible time = \( f \times t_f \) when all data in fast memory
- Actual time
  - \( f \times t_f + m \times t_m = f \times t_f \times (1 + \frac{t_m}{t_f} \times \frac{1}{q}) \)

- Larger \( q \) means time closer to minimum \( f \times t_f \)
Warm up: Matrix-vector multiplication

\{\text{implements } y = y + A^*x\}

\text{for } i = 1:n
\hspace{1em}
\text{for } j = 1:n
\hspace{2em}
y(i) = y(i) + A(i,j)\cdot x(j)
Warm up: Matrix-vector multiplication

\[ \{\text{read } x(1:n) \text{ into fast memory}\} \]
\[ \{\text{read } y(1:n) \text{ into fast memory}\} \]
for \( i = 1:n \)
\[ \{\text{read row } i \text{ of } A \text{ into fast memory}\} \]
for \( j = 1:n \)
\[ y(i) = y(i) + A(i,j) \times x(j) \]
\[ \{\text{write } y(1:n) \text{ back to slow memory}\} \]

- \( m = \) number of slow memory refs = \( 3n + n^2 \)
- \( f = \) number of arithmetic operations = \( 2n^2 \)
- \( q = \frac{f}{m} \approx 2 \)

- Matrix-vector multiplication limited by slow memory speed
Modeling Matrix-Vector Multiplication

- Compute time for nxn = 1000x1000 matrix

- Time
  - \( f \times t_f + m \times t_m = f \times t_f \times (1 + t_m/t_f \times 1/q) \)
  - \( = 2n^2 \times (1 + 0.5 \times t_m/t_f) \)

- For \( t_f \) and \( t_m \), using data from R. Vuduc’s PhD (pp 352-3)
  - For \( t_m \) use words-per-cache-line / minimum-memory-latency

<table>
<thead>
<tr>
<th>Machine</th>
<th>Clock MHz</th>
<th>Peak MFlop/s</th>
<th>Mem Lat (Min,Max)</th>
<th>Linesize Bytes</th>
<th>( t_m/t_f )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ultra 2i</td>
<td>333</td>
<td>667</td>
<td>38</td>
<td>66</td>
<td>16</td>
</tr>
<tr>
<td>Ultra 3</td>
<td>900</td>
<td>1800</td>
<td>28</td>
<td>200</td>
<td>32</td>
</tr>
<tr>
<td>Pentium 3</td>
<td>500</td>
<td>500</td>
<td>25</td>
<td>60</td>
<td>32</td>
</tr>
<tr>
<td>Pentium 3N</td>
<td>800</td>
<td>800</td>
<td>40</td>
<td>60</td>
<td>32</td>
</tr>
<tr>
<td>Power3</td>
<td>375</td>
<td>1500</td>
<td>35</td>
<td>139</td>
<td>128</td>
</tr>
<tr>
<td>Power4</td>
<td>1300</td>
<td>5200</td>
<td>60</td>
<td>10000</td>
<td>128</td>
</tr>
<tr>
<td>Itanium 1</td>
<td>800</td>
<td>3200</td>
<td>36</td>
<td>85</td>
<td>32</td>
</tr>
<tr>
<td>Itanium 2</td>
<td>900</td>
<td>3600</td>
<td>11</td>
<td>60</td>
<td>64</td>
</tr>
</tbody>
</table>

- Machine “balance” (q must be at least this for peak speed)
What Simplifying Assumptions

• What simplifying assumptions did we make in this analysis?
  • Ignored parallelism in processor between memory and arithmetic within the processor
    • Sometimes drop arithmetic term in this type of analysis
  • Assumed fast memory was large enough to hold three vectors
    • Reasonable if we are talking about any level of cache
    • Not if we are talking about registers (~32 words)
  • Assumed the cost of a fast memory access is 0
    • Reasonable if we are talking about registers
    • Not necessarily if we are talking about cache (1-2 cycles for L1)
  • Memory latency is constant
• Could simplify even further by ignoring memory operations in X and Y vectors
  • Mflop rate/element = 2 / (2* t_f + t_m)
Validating the Model

- How well does the model predict actual performance?
  - Using DGEMV: Most highly optimized code for the platform
- Model sufficient to compare across machines
- But under-predicting on most recent ones due to latency estimate
“Naïve” Matrix Multiply

\{\text{implements } C = C + A \cdot B\}
for \(i = 1\) to \(n\)
  \(\text{for } j = 1\) to \(n\)
    \(\text{for } k = 1\) to \(n\)
      \(C(i,j) = C(i,j) + A(i,k) \times B(k,j)\)

Algorithm has \(2n^3 = O(n^3)\) Flops and
operates on \(3n^2\) words of memory
Matrix Multiply on RS/6000

\[ T = N^{4.7} \]

\( O(N^3) \) performance would have constant cycles/flop

Performance looks much closer to \( O(N^5) \)

12000 would take 1095 years

Size 2000 took 5 days

Slide source: Larry Carter, UCSD
Note on Matrix Storage

- A matrix is a 2-D array of elements, but memory addresses are “1-D”

- Conventions for matrix layout
  - by column, or “column major” (Fortran default); A(i,j) at A+i+j*n
  - by row, or “row major” (C default) A(i,j) at A+i*n+j

![Matrix Storage Diagram]

Column major matrix in memory

01/26/2004
CS267 Lecture 2  Figure source: Larry Carter, UCSD
“Naïve” Matrix Multiply

\{\text{implements } C = C + A^*B\}

\begin{align*}
\text{for } i &= 1 \text{ to } n \\
&\quad \text{for } j = 1 \text{ to } n \\
&\quad \quad \text{for } k = 1 \text{ to } n \\
&\quad \quad \quad C(i,j) = C(i,j) + A(i,k) \times B(k,j)
\end{align*}

- When cache (or TLB or memory) can’t hold entire B matrix, there will be a miss on every line.

- When cache (or TLB or memory) can’t hold a row of A, there will be a miss on each access

*Assumes column-major order

Slide source: Larry Carter, UCSD
Matrix Multiply on RS/6000

- Page miss every iteration
- TLB miss every iteration
- Cache miss every 16 iterations
- Page miss every 512 iterations

Graph showing log cycles/flop vs. log Problem Size.
“Naïve” Matrix Multiply

\{\text{implements } C = C + A \times B\}

\text{for } i = 1 \text{ to } n

\{\text{read row } i \text{ of } A \text{ into fast memory}\}

\text{for } j = 1 \text{ to } n

\{\text{read } C(i,j) \text{ into fast memory}\}

\{\text{read column } j \text{ of } B \text{ into fast memory}\}

\text{for } k = 1 \text{ to } n

C(i,j) = C(i,j) + A(i,k) \times B(k,j)

\{\text{write } C(i,j) \text{ back to slow memory}\}
**“Naïve” Matrix Multiply**

Number of slow memory references on unblocked matrix multiply

\[ m = n^3 \text{ read each column of } B \text{ } n \text{ times} \]

\[ + n^2 \text{ read each row of } A \text{ once} \]

\[ + 2n^2 \text{ read and write each element of } C \text{ once} \]

\[ = n^3 + 3n^2 \]

So \( q = \frac{f}{m} = \frac{2n^3}{n^3 + 3n^2} \)

\[ \approx 2 \text{ for large } n, \text{ no improvement over matrix-vector multiply} \]
Consider A,B,C to be N by N matrices of b by b subblocks where b=n / N is called the block size.

for i = 1 to N
    for j = 1 to N
        {read block C(i,j) into fast memory}
        for k = 1 to N
            {read block A(i,k) into fast memory}
            {read block B(k,j) into fast memory}
            C(i,j) = C(i,j) + A(i,k) * B(k,j) {do a matrix multiply on blocks}
        {write block C(i,j) back to slow memory}

C(i,j) = C(i,j) + A(i,k) * B(k,j)
Blocked (Tiled) Matrix Multiply

Recall:
- $m$ is amount memory traffic between slow and fast memory
- matrix has $n \times n$ elements, and $N \times N$ blocks each of size $b \times b$
- $f$ is number of floating point operations, $2n^3$ for this problem
- $q = f / m$ is our measure of algorithm efficiency in the memory system

So:
$$m = N^2 n^2 \text{ read each block of } B \ N^3 \text{ times } (N^3 * n/N * n/N)$$
$$+ N^2 n^2 \text{ read each block of } A \ N^3 \text{ times}$$
$$+ 2n^2 \text{ read and write each block of } C \text{ once}$$
$$= (2N + 2) * n^2$$

So computational intensity $q = f / m = 2n^3 / ((2N + 2) * n^2)$
$$\sim n / N = b \text{ for large } n$$

So we can improve performance by increasing the blocksize $b$

Can be much faster than matrix-vector multiply ($q=2$)
Using Analysis to Understand Machines

The blocked algorithm has computational intensity $q \approx b$
- The larger the block size, the more efficient our algorithm will be
- Limit: All three blocks from A,B,C must fit in fast memory (cache), so we cannot make these blocks arbitrarily large
- Assume your fast memory has size $M_{\text{fast}}$
  \[ 3b^2 \leq M_{\text{fast}}, \text{so } q \approx b \leq \sqrt{M_{\text{fast}}/3} \]

- To build a machine to run matrix multiply at the peak arithmetic speed of the machine, we need a fast memory of size
  \[ M_{\text{fast}} \geq 3b^2 \approx 3q^2 = 3\left(T_m/T_f\right)^2 \]
- This sizes are reasonable for L1 cache, but not for register sets
- Note: analysis assumes it is possible to schedule the instructions perfectly

<table>
<thead>
<tr>
<th>Hardware</th>
<th>$t_m/t_f$</th>
<th>KB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ultra 2i</td>
<td>24.8186</td>
<td>14.8</td>
</tr>
<tr>
<td>Ultra 3</td>
<td>14</td>
<td>4.7</td>
</tr>
<tr>
<td>Pentium 3</td>
<td>6.25</td>
<td>0.9</td>
</tr>
<tr>
<td>Pentium3M</td>
<td>10</td>
<td>2.4</td>
</tr>
<tr>
<td>Power3</td>
<td>8.75</td>
<td>1.8</td>
</tr>
<tr>
<td>Power4</td>
<td>15</td>
<td>5.4</td>
</tr>
<tr>
<td>Itanium1</td>
<td>36</td>
<td>31.1</td>
</tr>
<tr>
<td>Itanium2</td>
<td>5.5</td>
<td>0.7</td>
</tr>
</tbody>
</table>
Limits to Optimizing Matrix Multiply

• The blocked algorithm changes the order in which values are accumulated into each $C[i,j]$ by applying associativity

• The previous analysis showed that the blocked algorithm has computational intensity:

  \[ q \sim b \leq \sqrt{M_{\text{fast}}/3} \]

• There is a lower bound result that says we cannot do any better than this (using only algebraic associativity)

• Theorem (Hong & Kung, 1981): Any reorganization of this algorithm (that uses only algebraic associativity) is limited to $q = O(\sqrt{M_{\text{fast}}})$
Basic Linear Algebra Subroutines

• Industry standard interface (evolving)
• Vendors, others supply optimized implementations

• History
  • BLAS1 (1970s):
    • vector operations: dot product, saxpy ($y=\alpha \cdot x+y$), etc
    • $m=2n$, $f=2n$, $q \sim 1$ or less
  • BLAS2 (mid 1980s)
    • matrix-vector operations: matrix vector multiply, etc
    • $m=n^2$, $f=2n^2$, $q \sim 2$, less overhead
    • somewhat faster than BLAS1
  • BLAS3 (late 1980s)
    • matrix-matrix operations: matrix matrix multiply, etc
    • $m \geq 4n^2$, $f=O(n^3)$, so $q$ can possibly be as large as $n$, so BLAS3 is potentially much faster than BLAS2

• Good algorithms used BLAS3 when possible (LAPACK)
  • See www.netlib.org/blas, www.netlib.org/lapack
BLAS speeds on an IBM RS6000/590

Peak speed = 266 Mflops

BLAS 3 (n-by-n matrix matrix multiply) vs
BLAS 2 (n-by-n matrix vector multiply) vs
BLAS 1 (saxpy of n vectors)
Search Over Block Sizes

• Performance models are useful for high level algorithms
  • Helps in developing a blocked algorithm
  • Models have not proven very useful for block size selection
    • too complicated to be useful
      – See work by Sid Chatterjee for detailed model
    • too simple to be accurate
      – Multiple multidimensional arrays, virtual memory, etc.

• Some systems use search
  • Atlas – being incorporated into Matlab
  • BeBOP – http://www.cs.berkeley.edu/~richie/bebop
A 2-D slice of a 3-D register-tile search space. The dark blue region was pruned. (Platform: Sun Ultra-IlI, 333 MHz, 667 Mflop/s peak, Sun cc v5.0 compiler)
ATLAS (DGEMM n = 500)

• ATLAS is faster than all other portable BLAS implementations and it is comparable with machine-specific libraries provided by the vendor.

Source: Jack Dongarra
Tiling Alone Might Not Be Enough

- Naïve and a “naïvely tiled” code on Itanium 2
  - Searched all block sizes to find best, b=56
  - Starting point for hw1
Optimizing in Practice

- Tiling for registers
  - loop unrolling, use of named “register” variables
- Tiling for multiple levels of cache and TLB
- Exploiting fine-grained parallelism in processor
  - superscalar; pipelining
- Complicated compiler interactions
- Hard to do by hand (but you’ll try)
- Automatic optimization an active research area
  - BeBOP: bebop.cs.berkeley.edu/
  - PHiPAC: www.icsi.berkeley.edu/~bilmes/phipac
    in particular tr-98-035.ps.gz
  - ATLAS: www.netlib.org/atlas
Removing False Dependencies

- Using local variables, reorder operations to remove false dependencies

\[
\begin{align*}
a[i] &= b[i] + c; \\
a[i+1] &= b[i+1] \times d;
\end{align*}
\]

false read-after-write hazard between \(a[i]\) and \(b[i+1]\)

\[
\begin{align*}
float f1 &= b[i]; \\
float f2 &= b[i+1];
\end{align*}
\]

\[
\begin{align*}
a[i] &= f1 + c; \\
a[i+1] &= f2 \times d;
\end{align*}
\]

With some compilers, you can declare \(a\) and \(b\) unaliased.
- Done via “restrict pointers,” compiler flag, or pragma)
Exploit Multiple Registers

• Reduce demands on memory bandwidth by pre-loading into local variables

```c
while( ... ) {
    *res++ = filter[0]*signal[0]
    + filter[1]*signal[1]
    + filter[2]*signal[2];
    signal++;
}
```

```c
float f0 = filter[0];
float f1 = filter[1];
float f2 = filter[2];
while( ... ) {
    *res++ = f0*signal[0]
    + f1*signal[1]
    + f2*signal[2];
    signal++;
}
```

also: register float f0 = ...;

Example is a convolution
Minimize Pointer Updates

• Replace pointer updates for strided memory addressing with constant array offsets

\[
\begin{align*}
  f_0 &= \*r8; \quad r8 += 4; \\
  f_1 &= \*r8; \quad r8 += 4; \\
  f_2 &= \*r8; \quad r8 += 4; \\
  \downarrow \\
  f_0 &= r8[0]; \\
  f_1 &= r8[4]; \\
  f_2 &= r8[8]; \\
  r8 &= r8[12];
\end{align*}
\]

Pointer vs. array expression costs may differ.
• Some compilers do a better job at analyzing one than the other
Loop Unrolling

- Expose instruction-level parallelism

```c
float f0 = filter[0], f1 = filter[1], f2 = filter[2];
float s0 = signal[0], s1 = signal[1], s2 = signal[2];
*res++ = f0*s0 + f1*s1 + f2*s2;
do {
    signal += 3;
s0 = signal[0];
    res[0] = f0*s1 + f1*s2 + f2*s0;

    s1 = signal[1];
    res[1] = f0*s2 + f1*s0 + f2*s1;

    s2 = signal[2];
    res[2] = f0*s0 + f1*s1 + f2*s2;

    res += 3;
} while( ... );
```
Expose Independent Operations

- Hide instruction latency
  - Use local variables to expose independent operations that can execute in parallel or in a pipelined fashion
  - Balance the instruction mix (what functional units are available?)

\[
\begin{align*}
  f_1 &= f_5 \times f_9; \\
  f_2 &= f_6 + f_{10}; \\
  f_3 &= f_7 \times f_{11}; \\
  f_4 &= f_8 + f_{12};
\end{align*}
\]
Copy optimization

- Copy input operands or blocks
  - Reduce cache conflicts
  - Constant array offsets for fixed size blocks
  - Expose page-level locality

<table>
<thead>
<tr>
<th>Original matrix (numbers are addresses)</th>
<th>Reorganized into 2x2 blocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 4 8 12</td>
<td>0 2 8 10</td>
</tr>
<tr>
<td>1 5 9 13</td>
<td>1 3 9 11</td>
</tr>
<tr>
<td>2 6 10 14</td>
<td>4 6 12 13</td>
</tr>
<tr>
<td>3 7 11 15</td>
<td>5 7 14 15</td>
</tr>
</tbody>
</table>
Recursive Data Layouts

- Copy optimization often works because it improves spatial locality
- A related (recent) idea is to use a recursive structure for the matrix
- There are several possible recursive decompositions depending on the order of the sub-blocks
- This figure shows Z-Morton Ordering
- See papers on “cache oblivious algorithms” and “recursive layouts”

Advantages:
- the recursive layout works well for any cache size

Disadvantages:
- The index calculations to find $A[i,j]$ are expensive
- Implementations switch to column-major for small sizes
Strassen’s Matrix Multiply

- The traditional algorithm (with or without tiling) has $O(n^3)$ flops
- Strassen discovered an algorithm with asymptotically lower flops
  - $O(n^{2.81})$
- Consider a 2x2 matrix multiply, normally takes 8 multiplies, 7 adds
  - Strassen does it with 7 multiplies and 18 adds

Let $M = \begin{pmatrix} m_{11} & m_{12} \\ m_{21} & m_{22} \end{pmatrix} = \begin{pmatrix} a_{11} & a_{12} \\ a_{21} & a_{22} \end{pmatrix} \begin{pmatrix} b_{11} & b_{12} \\ b_{21} & b_{22} \end{pmatrix}$

Let $p_1 = (a_{12} - a_{22}) \times (b_{21} + b_{22})$  \hspace{1cm} p_5 = a_{11} \times (b_{12} - b_{22})$
$p_2 = (a_{11} + a_{22}) \times (b_{11} + b_{22})$  \hspace{1cm} p_6 = a_{22} \times (b_{21} - b_{11})$
$p_3 = (a_{11} - a_{21}) \times (b_{11} + b_{12})$  \hspace{1cm} p_7 = (a_{21} + a_{22}) \times b_{11}$
$p_4 = (a_{11} + a_{12}) \times b_{22}$

Then $m_{11} = p_1 + p_2 - p_4 + p_6$
$m_{12} = p_4 + p_5$
$m_{21} = p_6 + p_7$
$m_{22} = p_2 - p_3 + p_5 - p_7$

Extends to nxn by divide & conquer
Strassen (continued)

\[ T(n) = \text{Cost of multiplying nxn matrices} \]
\[ = 7 \times T(n/2) + 18 \times (n/2)^2 \]
\[ = O(n \log_2 7) \]
\[ = O(n^{2.81}) \]

- Asymptotically faster
  - Several times faster for large n in practice
  - Cross-over depends on machine
  - Available in several libraries
- Caveats
  - Needs more memory than standard algorithm
  - Can be less accurate because of roundoff error
  - Current world’s record is \( O(n^{2.376..}) \)
- Why does Hong/Kung theorem not apply?
Locality in Other Algorithms

- The performance of any algorithm is limited by $q$
- In matrix multiply, we increase $q$ by changing computation order
  - increased temporal locality

- For other algorithms and data structures, even hand-transformations are still an open problem
  - sparse matrices (reordering, blocking)
  - trees (B-Trees are for the disk level of the hierarchy)
  - linked lists (some work done here)
Summary

- Performance programming on uniprocessors requires
  - understanding of memory system
  - understanding of fine-grained parallelism in processor

- Simple performance models can aid in understanding
  - Two ratios are key to efficiency (relative to peak)
    1. Computational intensity of the algorithm:
       - \( q = \frac{f}{m} = \frac{\# \text{ floating point opns}}{\# \text{ slow memory opns}} \)
    2. Machine balance in the memory system:
       - \( \frac{t_m}{t_f} = \frac{\text{time for slow memory operation}}{\text{time for floating point operation}} \)

- Blocking (tiling) is a basic approach
  - Techniques apply generally, but the details (e.g., block size) are architecture dependent
  - Similar techniques are possible on other data structures and algorithms

- Now it’s your turn: Homework 1
  - Work in teams of 2 or 3 (assigned this time)
Reading for Today

• Sourcebook Chapter 3, (note that chapters 2 and 3 cover the material of lecture 2 and lecture 3, but not in the same order).
• Web pages for reference:
  • BeBOP Homepage
  • ATLAS Homepage
  • BLAS (Basic Linear Algebra Subroutines), Reference for (unoptimized) implementations of the BLAS, with documentation.
  • LAPACK (Linear Algebra PACKage), a standard linear algebra library optimized to use the BLAS effectively on uniprocessors and shared memory machines (software, documentation and reports)
  • ScaLAPACK (Scalable LAPACK), a parallel version of LAPACK for distributed memory machines (software, documentation and reports)
• Tuning Strassen's Matrix Multiplication for Memory Efficiency Mithuna S. Thottethodi, Siddhartha Chatterjee, and Alvin R. Lebeck in Proceedings of Supercomputing '98, November 1998 postscript
• Recursive Array Layouts and Fast Parallel Matrix Multiplication” by Chatterjee et al. IEEE TPDS November 2002.
Questions You Should Be Able to Answer

1. What is the key to understand algorithm efficiency in our simple memory model?
2. What is the key to understand machine efficiency in our simple memory model?
3. What is tiling?
4. Why does block matrix multiply reduce the number of memory references?
5. What are the BLAS?
6. What is LAPACK? ScaLAPACK?
7. Why does loop unrolling improve uniprocessor performance?
Reading Assignment

• Next week: Current high performance architectures
  • Cray X1
  • Blue Gene L
    • http://sc-2002.org/paperpdfs/pap.pap207.pdf
  • Clusters
    • http://www_mirror.ac.uk/sites/www.beowulf.org/papers/ICPP95/

• Optional
  • Chapter 1,2 of the “Sourcebook of Parallel Computing”
  • Alternative to Beowulf paper:
    • http://now.cs.berkeley.edu/Case/case.html
Review from Last Lecture
Membench: What to Expect

- Consider the average cost per load
  - Plot one line for each array size, time vs. stride
  - Small stride is best: if cache line holds 4 words, at most ¼ miss
  - If array is smaller than a given cache, all those accesses will hit (after the first run, which is negligible for large enough runs)
  - Picture assumes only one level of cache
  - Values have gotten more difficult to measure on modern procs
Memory Hierarchy on a Sun Ultra-2i

Sun Ultra-2i, 333 MHz

L1: 16 B line
L2: 64 byte line
8 K pages

Array size
- 4KB
- 8KB
- 16KB
- 32KB
- 64KB
- 128KB
- 256KB
- 512KB
- 1MB
- 2MB
- 4MB
- 8MB
- 16MB
- 32MB
- 64MB

Time (nsec)
- Mem: 396 ns (132 cycles)
- L2: 2 MB, 12 cycles (36 ns)
- L1: 16 KB 2 cycles (6 ns)

See [www.cs.berkeley.edu/~yelick/arvindk/t3d-isca95.ps](http://www.cs.berkeley.edu/~yelick/arvindk/t3d-isca95.ps) for details

01/26/2004 CS267 Lecture 2
PHiPAC: Portable High Performance ANSI C

Speed of n-by-n matrix multiply on Sun Ultra-1/170, peak = 330 MFlops